

SGM41542S High Input Voltage, 5A Single-Cell Battery Charger with NVDC Power Path Management

FEATURES

- High Efficiency, 1.5MHz, Synchronous Buck Charger
- 94.8% Charge Efficiency at 1A from 5V Input
- 91.6% Charge Efficiency at 2A from 9V Input
- Optimized for 9V/12V Input
- Selectable PFM Mode for Light Load Efficiency
- USB On-The-Go (OTG) Support (Boost Mode)
 - Boost Converter with up to 3.2A Output
 - Boost Efficiency of 94% at 0.5A and 95% at 1A
 - Accurate Hiccup Mode Over-Current Protection
 - Soft-Start Capable with up to 500µF Capacitive Load
 - Output Short-Circuit Protection
 - Selectable PFM Mode for Light Load Operations
- Single Input for USB or High Voltage Adaptors
 - 3.9V to 13.5V Operating Input Voltage Range
 - 22V Absolute Maximum Input Voltage Rating
 - Programmable Input Current Limit and Dynamic Power Management (IINDPM, 100mA to 3.3A with 100mA Resolution) to Support USB 2.0 and USB 3.0 Standards and High Voltage Adaptors
- Maximum Power Tracking by Programmable Input
 Voltage Limit (VINDPM) with Selectable Offset
- VINDPM Tracking of Battery Voltage
- Auto Detect USB BC1.2, SDP, CDP, DCP and Non-Standard Adaptors
- High Battery Discharge Efficiency with 15mΩ Switch
- Battery Discharge Current up to 12A
- Integrated ADC for System Monitor
- Resistance Compensation (IRCOMP) from Charger Output to Cell Terminal
- Narrow Voltage DC (NVDC) Power Path Management
 - Instant-On with No or Highly Depleted Battery
 - Ideal Diode Operation in Battery Supplement Mode


- Ship Mode, Wake-Up and Full System Reset Capability by Battery FET Control
- Flexible Autonomous and I²C Operation Modes for Optimal System Performance
- Fully Integrated Switches, Current Sense and Compensation
- External Direct Charging Path Enable Output
- 1.5µA Ship Mode Low Battery Leakage Current
- High Accuracy
 - ±0.5% Charge Voltage Regulation (10mV/Step)
 - ±5% Charge Current Regulation at 1.5A
- ±10% Input Current Regulation at 0.9A
- Safety
 - Battery Temperature Sensing (Charge/Boost Modes)
 - Thermal Regulation and Thermal Shutdown
 - Input Under-Voltage Lockout (UVLO)
 - Input Over-Voltage (ACOV) Protection

APPLICATIONS

Smart Phones, EPOS

Portable Internet Devices and Accessory

SIMPLIFIED SCHEMATIC



GENERAL DESCRIPTION

The SGM41542S is a battery charger and system power path management device with integrated converter and power switches for using with single-cell Li-lon or Li-polymer batteries. This highly integrated 5A device is capable of fast charging and supports a wide input voltage range suitable for smart phones, tablets and portable systems. I²C programming makes it a very flexible powering and charger design solution.

The device includes four main power switches: input reverse blocking FET (RBFET, Q1), high-side switching FET for Buck or Boost mode (HSFET, Q2), low-side switching FET for Buck or Boost mode (LSFET, Q3) and battery FET that controls the interconnection of the system and battery (BATFET, Q4). The bootstrap diode for the high-side gate driving is also integrated. The internal power path has a very low impedance that reduces the charging time and maximizes the battery discharge efficiency. Moreover, the input voltage and current regulations provide maximum charging power delivery to the battery with various types of input sources.

A wide range of input sources are supported, including standard USB hosts, charging ports and USB compliant high voltage adaptors. The default input current limit is automatically selected based on the built-in USB interface. This limit is determined by the detection circuit in the system (e.g. USB PHY). The SGM41542S is USB 2.0 and USB 3.0 power specifications compliant with input current and voltage regulation. It also meets USB On-The-Go (OTG) power rating specification and is capable of boosting the battery voltage to supply up to 7.5V on VBUS with 1.2A (or 0.5A - 3.2A) current limit.

The system voltage is regulated slightly above the battery voltage by the power path management circuit and is kept above the programmable minimum system voltage (3.5V by default). Therefore, system power is maintained even if the battery is completely depleted or removed. Dynamic power management (DPM) feature is also included that automatically reduces the charge current if the input current

or voltage limit is reached. If the system load continues to increase after reduction of charge current down to zero, the power path management provides the deficit from battery by discharging battery to the system until the system power demand is fulfilled. This is called supplement mode, which prevents the input source from overloading.

Starting and termination of a charging cycle can be accomplished without software control. The sensed battery voltage is used to decide for starting phase of charging in one of the three phases of charging cycle: pre-conditioning, constant current or constant voltage. When the charge current falls below a preset limit and the battery voltage is above recharge threshold, the charger function will automatically terminate and end the charging cycle. If the voltage of a charged battery falls below the recharge threshold, the charger begins another charging cycle.

Several safety features are provided in the SGM41542S such as over-voltage and over-current protections, battery temperature monitoring, charging safety timing, thermal shutdown and input UVLO. TS pin is connected to an NTC thermistor for battery temperature monitoring and protection in both charge and Boost modes according to JEITA profile. This device also features thermal regulation in which the charge current is reduced, if the junction temperature exceeds 80°C or 120°C (selectable).

Charging status is reported by the STAT output and fault/status bits. A negative pulse is sent to the nINT output pin as soon as a fault occurs to notify the host. BATFET reset control is provided by nQON pin to exit ship mode or for a full system reset.

The SGM41542S also provides an 8-bit analog-to-digital converter (ADC) for monitoring input current and charge current and input/battery/system/TS voltages.

The SGM41542S is available in a Green TQFN-4×4-24L package.

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41542S	TQFN-4×4-24L	-40°C to +85°C	SGM41542SYTQF24G/TR	SGM16I YTQF24 XXXXX	Tape and Reel, 3000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

, 12002012 iii, 81iii.0iii 1811ii.00
Voltage Range (with Respect to GND)
VBUS (Converter Not Switching)2V to 22V
BTST, PMID (Converter Not Switching)0.3V to 22V
SW2V to 16V
SW (Peak for 10ns Duration)3V to 16V
BTST to SW0.3V to 6V
D+, D0.3V to 6V
REGN, TS, nCE, BAT, SYS (Converter Not Switching)
-0.3V to 6V
SDA, SCL, nINT, nQON, STAT0.3V to 6V
Output Sink Current
STAT
nINT6mA
Package Thermal Resistance
TQFN-4×4-24L, θ _{JA}
TQFN-4×4-24L, θ _{JB} 7.8°C/W
TQFN-4×4-24L, θ _{JC (TOP)} 23.1°C/W
TQFN-4×4-24L, $\theta_{\text{JC (BOT)}}$
Junction Temperature+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10s)+260°C
ESD Susceptibility (1)(2)
HBM±4000V
CDM±1000V

NOTES:

- 1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
- 2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Input Voltage Range, V _{VBUS}	3.9V to 13.5V
Input Current (VBUS), I _{IN}	3.3A (MAX)
Output DC Current (SW), I _{SWOP}	5A (MAX)
Battery Voltage, V _{BATOP}	4.77V (MAX)
Fast Charging Current, I _{CHGOP}	5A (MAX)
Discharging Current (Continuous), IBATOP	6A (MAX)
Discharging Current (2ms), I _{BATOP}	12A (MAX)
Operating Ambient Temperature Range	40°C to +85°C
Operating Junction Temperature Range	40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION


This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.



PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	TYPE	FUNCTION
1	VBUS	Р	Charger Input (V_{IN}). The internal N-channel reverse blocking MOSFET (RBFET) is connected between VBUS and PMID pins. Place a 1 μ F ceramic capacitor from VBUS pin to GND close to the device.
2	D+	AIO	Positive USB Data Line. D+/D- based USB device protocol detection and voltage of this pin can be set by DP_VSET[1:0].
3	D-	AIO	Negative USB Data Line. D+/D- based USB device protocol detection and voltage of this pin can be set by DM_VSET[1:0].
4	STAT	DO	Open-Drain Charge Status Output. Use a $10k\Omega$ pull-up to the logic high rail (or an LED + a resistor). The STAT pin acts as follows: During charge: low (LED ON). Charge completed or charger in sleep mode: high (LED OFF). Charge suspended (in response to a fault): $1Hz$, 50% duty cycle pulses (LED BLINKS). The function can be disabled via EN_ICHG_MON[1:0] register.
5	SCL	DI	I^2C Clock Signal. Use a $10k\Omega$ pull-up to the logic high rail. The device I^2C controller block is forced to reset when receiving 9 clock pulses on the SCL line.
6	SDA	DIO	I^2 C Data Signal. Use a 10kΩ pull-up to the logic high rail. The SDA line is forced to release when the 25ms I^2 C timeout fault occurs. When EN_DPDM = 1, the chip will reset REG0x1B and REG0x1C when SDA keeps low more than 100ms.
7	nINT	DO	Open-Drain Interrupt Output Pin. Use a $10k\Omega$ pull-up to the logic high rail. The nINT pin is active low and sends a negative $256\mu s$ pulse to inform host about a new charger status update or a fault.
8	OTG	DI	Active High Enable Pin during Boost Mode. The Boost mode is activated when OTG_CONFIG = 1 and OTG pin is high.
9	nCE	DI	Charge Enable Input Pin (Active Low). Battery charging is enabled when CHG_CONFIG bit is 1 and nCE pin is pulled low.

High Input Voltage, 5A Single-Cell Battery Charger with NVDC Power Path Management

PIN DESCRIPTION (continued)

PIN	NAME	TYPE	FUNCTION
10	ILIM	AI	External Input Current Limit. A resistor between ILIM and GND pins can clamp the input current limit as $I_{\text{INMAX}} = K_{\text{ILIM}}/R_{\text{ILIM}}$. When EN_ILIM = 1, the lower limit between IINDPM[5:0] registers and ILIM pin resistor setting sets the actual input current limit. If the current limit is not triggered, the ILIM pin voltage indicates the actual input current by $I_{\text{IN}} = (K_{\text{ILIM}} \times V_{\text{ILIM}})/(R_{\text{ILIM}} \times 0.8V)$. If ILIM pin is short to GND, the ILIM cannot help to limit the input current and the actual limit is decided by IINDPM[5:0] registers. If ILIM pin is float, the ILIM voltage might float above 0.8V and the input current is limited to zero. Change EN_ILIM = 0 can disable both input current limit clamping and input current monitor function from ILIM pin.
11	TS	AI	Temperature Sense Input Pin. Connect to the battery NTC thermistor that is grounded on the other side. To program operating temperature window, it can be biased by a resistor divider between REGN and GND. Charge suspends if TS voltage goes out of the programmed range. It is recommended to use a 103AT-2 type thermistor. If NTC or TS pin function is not needed, use a $10k\Omega/10k\Omega$ pair for the resistor divider.
12	nQON	DI	BATFET On/Off Control Pin. Use an internal pull-up to a small voltage for maintaining the default high logic (whenever a source or battery is available). In the ship mode, the BATFET is off. To exit ship mode and turn BATFET on, a logic low pulse with a duration of t_{SHIPMODE} (1s TYP, tSHIPMODE = 1) can be applied to nQON. When VBUS source is not connected, a logic low pulse with a duration of $t_{\text{QON_RST}}$ (10s TYP) resets the system power (SYS) by turning BATFET off for $t_{\text{BATFET_RST}}$ (320ms TYP) and then goes back to provide a full power reset for system.
13, 14	BAT	Р	Battery Positive Terminal Pin. Use a $10\mu F$ capacitor between BAT and GND pins close to the device. SYS and BAT pins are internally connected by BATFET with current sensing capability.
15, 16	SYS	Р	Connection Point to Converter Output. SYS is connected to the converter LC filter output that powers the system. BAT to SYS internal current (power from battery to system) is sensed. Connect $2 \times 10 \mu F$ capacitors between SYS pin and GND close to the device (in addition to C_{OUT}).
17, 18	GND		Ground Pin of the Device.
19, 20	SW	Р	Switching Node Output. Connect SW pin to the output inductor. Connect a 47nF bootstrap capacitor from SW pin to BTST pin.
21	BTST	Р	High-side Driver Positive Supply. It is internally connected to the bootstrap diode cathode. Use a 47nF ceramic capacitor from SW pin to BTST pin.
22	REGN	Р	LDO Output that Powers LSFET Driver and Internal Circuits. Internally, the REGN pin is connected to the anode of the bootstrap diode. Place a 4.7µF (10V rating) ceramic capacitor between REGN pin and GND. It is recommended to place the capacitor close to the REGN pin.
23	PMID	Р	PMID Pin. PMID is the actual higher voltage port of converter (Buck or Boost) and is connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Connect two 10µF ceramic capacitors or one 22µF ceramic capacitor from PMID pin to GND. It is the proper point for decoupling of high frequency switching currents.
24	NC	_	No Connection.
EP	Exposed Pad	Р	Thermal Pad and Ground Reference. It is the ground reference for the device and also the thermal pad to conduct heat from the device (not suitable for high current return). Tie externally to the PCB ground plane (GND). Thermal vias under the pad are needed to conduct the heat to the PCB ground planes.

NOTE: Al = analog input, AO = analog output, AIO = analog input and output, DI = digital input, DO = digital output, DIO = digital input and output, P = power.

ELECTRICAL CHARACTERISTICS

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ typical values are measured at } T_J = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMI	ETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Quiescent Currer	nts						
Battery Discharge Current (BAT, SW, SYS) in Buck Mode		I _{BQ_VBUS}	V _{BAT} = 4.5V, V _{VBUS} < V _{VBUS} _UVLOZ, leakage between BAT and VBUS, BATFET off		0.1	1	μA
Battery Discharge (BAT) in Buck Mod		I _{BQ_HIZ_BOFF}	V _{BAT} = 4.5V, HIZ mode and BATFET_DIS = 1 or no VBUS, I ² C disabled, BATFET disabled		1.5	3.5	μA
Battery Discharge (BAT, SW, SYS)	Current	I _{BQ_HIZ_BON}	V _{BAT} = 4.5V, HIZ mode and BATFET_DIS = 0 or no VBUS, I ² C disabled, BATFET enabled		4	7	μA
			V _{VBUS} = 5V, HIZ mode and BATFET_DIS = 1, no battery		10	16	
Input Supply Curre		I _{VBUS_HIZ}	V _{VBUS} = 12V, HIZ mode and BATFET_DIS = 1, no battery		28	40	μA
(VBUS) in Buck M	oue		V_{VBUS} = 12V, V_{VBUS} > V_{BAT} , converter not switching		3	3.8	
		I _{vвus}	V_{BAT} = 3.8V, I_{SYS} = 0A, V_{VBUS} > V_{BAT} , V_{VBUS} > V_{VBUS}_{LVLOZ} , converter switching, BATFET off		2.3		mA
Battery Discharge in Boost Mode	Current	I _{BOOST}	V _{BAT} = 4.2V, I _{VBUS} = 0A, converter switching		3		mA
BAT Pin and VBU	IS Pin Power-U	р					
VBUS Operating F	Range	V _{VBUS_OP}	V _{VBUS} rising	3.9		13.5	V
VBUS UVLO to Ha (with No Battery)	ave Active I ² C	V _{VBUS_UVLOZ}	V _{VBUS} rising, T _J = +25°C		3.2	3.4	V
I ² C Active Hystere	I ² C Active Hysteresis		V_{VBUS} falling from above $V_{\text{VBUS_UVLOZ}}$		450		mV
Conditions) to Turi	V _{VBUS} Minimum (as One of the Conditions) to Turn on REGN		V _{VBUS} rising, T _J = +25°C		3.6	3.9	V
	V _{VBUS} Hysteresis (as One of the Conditions) to Turn on REGN		V _{VBUS} falling from above V _{VBUS_PRESENT}		400		mV
Sleep Mode Falling Threshold		V_{SLEEP}	V_{VBUS} - V_{BAT} , $V_{VBUSMIN_FALL} \le V_{BAT} \le V_{REG}$, V_{VBUS} falling, initial accuracy, $T_J = +25^{\circ}C$	10	50	90	mV
Sleep Mode Rising	Threshold	V _{SLEEPZ}	V_{VBUS} - V_{BAT} , $V_{VBUSMIN_FALL} \le V_{BAT} \le V_{REG}$, V_{VBUS} rising, initial accuracy, $T_J = +25^{\circ}C$	160	215	270	mV
VBUS	6.5V Setting		OVP[1:0] = 0b01, V _{VBUS} rising	6.35	6.5	6.65	
Over-Voltage	10.5V Setting	V _{VBUS_OV_RISE}	OVP[1:0] = 0b10, V _{VBUS} rising	10.3	10.5	10.7	V
Rising Threshold	14V Setting		OVP[1:0] = 0b11, V _{VBUS} rising	13.75	14	14.2	
VBUS	6.5V Setting		OVP[1:0] = 0b01		100		
Over-Voltage	10.5V Setting	$V_{VBUS_OV_HYS}$	OVP[1:0] = 0b10		250		mV
Hysteresis	14V Setting		OVP[1:0] = 0b11		300		
BAT Voltage to Ha (No Source on VB		V _{BAT_UVLOZ}	V _{BAT} rising	2.7			V
DAT Damieties The	ادادمادد	$V_{BAT_DPL_FALL}$	V _{BAT} falling	2.06	2.16	2.26	
BAT Depletion Thr	esnoid	V _{BAT_DPL_RISE}	V _{BAT} rising	2.3	2.38	2.46	V
BAT Depletion Rising Hysteresis		V _{BAT_DPL_HYS}			220		mV
Bad Adaptor Detection (Internal Current S	ink)	I _{BAD_SRC}	Sink current from VBUS to GND		25		mA
Bad Adaptor Detection Voltage Drop) Fall	ing Threshold	V _{VBUSMIN_FALL}	V _{VBUS} falling	3.68	3.78	3.88	V
Bad Adaptor Detection Voltage Drop) Hys		V _{VBUSMIN_HYS}			185		mV

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ typical values are measured at } T_J = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
Power Path Management							
System Regulation Voltage	V _{SYS}	V _{BAT} = 4.4V, V _{BAT} > \ BATFET_DIS = 1	/ _{SYS_MIN} ,		V _{BAT} + 50mV		V
Minimum DC System Voltage Output	V _{SYS_MIN}	I _{SYS} = 0A, V _{BAT} < SYS (3.5V), BATFET_DIS		3.6	3.65		V
Maximum DC System Voltage Output	V _{SYS_MAX}	V _{BAT} = 4.4V, V _{BAT} > \ BATFET_DIS = 1	/ _{SYS_MIN} = 3.5V,	4.4	4.45	4.5	V
Top Reverse Blocking MOSFET On-Resistance between VBUS and PMID - Q1	R _{ON_RBFET}				26		mΩ
Top Switching MOSFET On-Resistance between PMID and SW - Q2	R _{ON_HSFET}	V _{REGN} = 5V			21		mΩ
Bottom Switching MOSFET On-Resistance between SW and GND - Q3	R _{ON_LSFET}	V _{REGN} = 5V			27		mΩ
BATFET Forward Voltage in Supplement Mode	V_{FWD}				30		mV
Battery Charger	•					•	•
Charge Voltage Program Range	V _{BAT_REG_RANGE}			3.5		4.77	V
Charge Voltage Step	V _{BAT_REG_STEP}				10		mV
Charge Voltage Setting Accuracy	V _{BAT_REG_ACC}	$V_{BAT_REG} = 4.200V$ or $V_{BAT_REG} = 4.400V$, ir	V _{BAT_REG} = 4.300V or nitial accuracy	-0.5		0.5	%
Charge Current Regulation Range	I _{CHG_REG_RANGE}			0		5100	mA
Charge Current Regulation Step	I _{CHG_REG_STEP}				60		mA
			I _{CHG} = 60mA	0.04	0.06	0.085	
			I _{CHG} = 240mA	0.195	0.24	0.295	
		$V_{BAT} = 3.2V,$ $T_{.1} = +25^{\circ}C$	I _{CHG} = 720mA	0.65	0.72	0.8	
		1, .200	I _{CHG} = 1.38A	1.31	1.38	1.45	
Observed October 18 December 1			I _{CHG} = 2.04A	1.99	2.04	2.09	
Charge Current Regulation Setting	I _{CHG_REG}		I _{CHG} = 60mA	0.05	0.06	0.07	Α
			I _{CHG} = 240mA	0.23	0.245	0.26	
		$V_{BAT} = 3.8V$,	I _{CHG} = 720mA	0.7	0.725	0.75	
		T _J = +25°C	I _{CHG} = 1.38A	1.34	1.39	1.44	
			I _{CHG} = 2.04A	1.985	2.05	2.115	1
Pre-Charge Current Regulation Setting	I _{PRECHG}	IPRECHG[3:0] = 0b0010 (180mA), T _J = +25°C		140	180	235	mA
Battery LOW Falling Threshold	V _{BATLOW_FALL}	I _{CHG} = 480mA		2.82	2.92	3.02	V
Battery LOW Rising Threshold	V _{BATLOW_RISE}	Change from pre-ch	arge to fast charging	3.07	3.14	3.21	V

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ typical values are measured at } T_J = +25^{\circ}\text{C}, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Termination Current Regulation		V _{BAT_REG} = 4.200V,	I _{CHG} > 0.72A	165	180	195	
Setting	I _{TERM}	ITERM[3:0] = 0b0010 (180mA), $T_J = +25^{\circ}C$	I _{CHG} ≤ 0.72A	170	180	190	- mA
D (1 0) (1) (1	V _{SHORT}	V _{BAT} falling		1.875	1.975	2.075	—
Battery Short Voltage	V _{SHORTZ}	V _{BAT} rising		2.12	2.185	2.25	V
Battery Short Current	I _{SHORT}	V _{BAT} < V _{SHORTZ}			60		mA
Recharge Threshold below	V	V _{BAT} falling	VRECHG[1:0] = 0b00 (100mV)	80	100	120	mV
V _{BAT_REG}	V_{RECHG}	V _{BAT} failing	VRECHG[1:0] = 0b01 (200mV)	180	200	220	IIIV
System Discharge Load Current	I _{SYS_LOAD}	V _{SYS} = 4.2V			29		mA
BATFET MOSFET On-Resistance	R _{ON_BATFET}	V _{BAT} = 4.2V, measured	from BAT pin to SYS pin		15	22	mΩ
Input Voltage and Current Regu	ation (DPM: Dy	namic Power Manage	ment)	•	•		
			VINDPM_OS[1:0] = 0b00 (4.4V)	4.34	4.4	4.46	
Innut Valtage Degulation Limit	M	\/INIDDM[3:0] = 0b0404	VINDPM_OS[1:0] = 0b01 (6.4V)	6.32	6.4	6.48	- V
Input Voltage Regulation Limit	VINDPM	VINDPM[3:0] = 0b0101	VINDPM_OS[1:0] = 0b10 (8V)	7.91	8	8.09	
			VINDPM_OS[1:0] = 0b11 (11V)	10.9	11	11.1	
Input Voltage Regulation Accuracy	V _{INDPM_ACC}			-1.4		1.4	%
Input Voltage Regulation Limit Tracking VBAT	V_{DPM_VBAT}	V _{BAT} = 4V, V _{INDPM} = 3.9V, VDPM_BAT_TRACK[1:0] = 0b11 (300mV)		4.15	4.27	4.39	٧
Input Voltage Regulation Accuracy Tracking VBAT	V _{DPM_VBAT_ACC}			-2.9		2.9	%
, ,			IINDPM[5:0] = 0b00 0000 (100mA)		95	115	
		V _{VBUS} = 5V, current pulled from SW, T _J = +25°C	IINDPM[5:0] = 0b00 1000 (500mA)	440		500	mA
USB Input Current Regulation Limit	I _{INDPM}		IINDPM[5:0] = 0b01 0000 (900mA)	820		900	
			IINDPM[5:0] = 0b01 1100 (1.5A)	1365		1490	
			IINDPM[5:0] = 0b10 0110 (2A)	1835		1965	
Input Current Limit during System Start-Up Sequence	I _{IN_START}				190		mA
External Input Current Limit Ratio	K _{ILIM}	I _{INMAX} = K _{ILIM} /R _{ILIM} , input current regulation by ILIM pin		630	710	790	A×Ω
BAT Pin Over-Voltage Protection	1					•	•
Potton, Over Veltage Threehold	V _{BATOVP_RISE}	As percentage of	V _{BAT} rising	103	104	105	- %
Battery Over-Voltage Threshold	V _{BATOVP_FALL}	V_{BAT_REG} , $T_J = +25$ °C	V _{BAT} falling	101	102	103	70
Thermal Regulation and Therma	l Shutdown						
Junction Temperature Regulation	T	Temperature	TREG = 1 (120°C)		120		·c
Threshold	T _{JUNCTION_REG}	increasing	TREG = 0 (80°C)		80		
Thermal Shutdown Rising Temperature	Т _{ѕнит}	Temperature increasing			150		°C
Thermal Shutdown Hysteresis	T_{SHUT_HYS}				30		°C

 $(V_{VBUS_UVLOZ} < V_{VBUS} < V_{VBUS_OV}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +85°C, typical values are measured at $T_J = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
JEITA Thermistor Comparator (Bu	ck Mode)						
T1 (0°C) Threshold Voltage on TS Pin	V _{T1}	Charge suspends if temperature T is below T1 (T < T1), as percentage of V _{REGN}		72.75	73.25	73.75	%
V _{T1} Falling		As percentage of V _{REGN}		71.25	71.75	72.25	
T2 (10°C) Threshold Voltage on TS Pin	V _{T2}	Charge sets to $I_{CHG}/2$ and the low V_{REG} if T1 < T < T2, as percentag		67.75	68.25	68.75	%
V _{T2} Falling		As percentage of V _{REGN}		66.35	66.85	67.35	
V _{T3} Rising		As percentage of V _{REGN}		45.5	46	46.5	
T3 (45°C) Threshold Voltage on TS Pin	V_{T3}	Charge sets to the lower of 4.1V if T3 < T < T4, as percentage of \	and V _{REG} / _{REGN}	44	44.5	45	%
V _{T4} Rising		As percentage of V _{REGN}		35	35.5	36	
T4 (60°C) Threshold Voltage on TS Pin	V_{T4}	Charge suspends if T > T4, as per V _{REGN}	ercentage of	33.5	34	34.5	%
Cold or Hot Thermistor Comparate	or (Boost Mode	9)					•
Cold Temperature Threshold (TS Pin Voltage Rising Threshold)	V_{BCOLD}	As percentage of V _{REGN} (approx.	-20°C w/ 103AT)	79.5	80	80.5	%
TS Voltage Falling (Exit from Cold Range to Cool)	* BCOLD	As percentage of V _{REGN}		78.5	79	79.5	,,,
Hot Temperature Threshold (TS Pin Voltage Falling Threshold)	V_{BHOT}	As percentage of V _{REGN} (approx.	60°C w/ 103AT)	30.75	31.25	31.75	- %
TS Voltage Rising (Exit Hot Range to Warm)	-	As percentage of V _{REGN}	As percentage of V _{REGN}			34.85	70
Charge Over-Current Comparator	(Cycle-by-Cycl	e)		Т	Т		Г
HSFET Cycle-by-Cycle Over-Current Threshold	I _{HSFET_OCP}			8.5		Α	
System Overload Threshold	I _{BATFET_OCP}	IBATOCP_TIME[1:0] = 0b11 (2m	13			Α	
Charge Under-Current Comparato	r (Cycle-by-Cyc	cle)					
LSFET Under-Current Falling Threshold	I _{LSFET_UCP}	Change rectifier from synchronou non-synchronous mode	is mode to		200		mA
PWM							
DIAMA Curitabina Francisco	£		Buck mode	1375	1500	1625	1.11=
PWM Switching Frequency	f _{SW}	Oscillator frequency, T _J = +25°C	Boost mode	1375	1500	1625	kHz
Maximum PWM Duty Cycle (1)	D _{MAX}				99		%
Boost Mode Operation							
Boost Mode Regulation Voltage	$V_{\text{OTG_REG}}$	V _{BAT} = 3.8V, I _{PMID} = 0A, BOOSTV (5.15V)	[2:0] = 0b010	5.04	5.125	5.21	V
Boost Mode Regulation Voltage Accuracy	V _{OTG_REG_ACC}	V _{BAT} = 3.8V, I _{PMID} = 0A, BOOSTV (5.15V)	[2:0] = 0b010	-1.7		1.7	%
		V _{BAT} falling, MIN_BAT_SEL = 0		2.9	3	3.05	
Exit Boost Mode due to Low Battery	M	V _{BAT} rising, MIN_BAT_SEL = 0		3.1	3.2	3.3	.,
Voltage	V_{BATLOW_OTG}	V _{BAT} falling, MIN_BAT_SEL = 1		2.4	2.5	2.55	V
		V _{BAT} rising, MIN_BAT_SEL = 1		2.6	2.7	2.8	
OTG Mode Maximum Output		BOOST_LIM[2:0] = 0b101 (2.5A)	, T _J = +25°C	2.5	2.7	2.9	
Current	I _{OTG}	V _{BAT} = 3.8V, V _{VBUS} = 5.15V, BOOST_LIM[2:0] = 0b111 (3.2A), T _J = +25°C			3.45		Α
OTG Over-Voltage Threshold	$V_{\text{OTG_OVP}}$	Rising threshold		8.2	8.45	8.7	V
HSFET Under-Current Falling Threshold	I _{OTG_HSZCP}	Change rectifier from synchronou non-synchronous mode	is mode to		200		mA

 $(V_{VBUS_UVLOZ} < V_{VBUS_OV} \text{ and } V_{VBUS} > V_{BAT} + V_{SLEEP}, \ T_J = -40^{\circ}C \ \text{to } +85^{\circ}C, \ \text{typical values are measured at } T_J = +25^{\circ}C, \ \text{unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS	
REGN LDO							
DECNIEDO Octor AVAIL	.,	V _{VBUS} = 9V, I _{REGN} = 40mA	4.72	4.95	5.18		
REGN LDO Output Voltage	V_{REGN}	V _{VBUS} = 5V, I _{REGN} = 20mA	4.5	4.65	4.8	V	
Analog-to-Digital Converter (ADC)			•		•		
Resolution	RES	Rising threshold		8		bits	
Timical Dattani Valtana Danga	V	V _{VBUS} > V _{BAT} + V _{SLEEP} or OTG mode is enabled	2.304		4.851	V	
Typical Battery Voltage Range	V_{BAT_RANGE}	V _{VBUS} < V _{BAT} + V _{SLEEP} and OTG mode is disabled	V _{SYS_MIN}		4.851	V	
Typical Battery Voltage Resolution	V _{BAT_RES}			10.98		mV	
Typical Cyatam Valtage Dange	\/	V _{VBUS} > V _{BAT} + V _{SLEEP} or OTG mode is enabled	2.304		4.851	V	
Typical System Voltage Range	V_{SYS_RANGE}	V _{VBUS} < V _{BAT} + V _{SLEEP} and OTG mode is disabled	V _{SYS_MIN}	4.851		V	
Typical System Voltage Resolution	V _{SYS_RES}			10.98		mV	
Typical V _{VBUS} Voltage Range	V _{VBUS_RANGE}	V _{VBUS} > V _{BAT} + V _{SLEEP} or OTG mode is enabled	2.6		15.35	V	
Typical V _{VBUS} Voltage Resolution	V_{VBUS_RES}			50		mV	
Typical Battery Charge Current Range	I _{BAT_RANGE}	$V_{VBUS} > V_{BAT} + V_{SLEEP}$ or OTG mode is enabled	0		6.4	Α	
Typical Battery Charge Current Resolution	I _{BATRES}			25.1		mA	
Typical I _{VBUS} Current Range	I _{VBUS_RANGE}		0		3.313	Α	
Typical I _{VBUS} Current Resolution	I_{VBUS_RES}			25.1		mA	
Typical TS Voltage Range	V_{TS_RANGE}		21		81.273	%	
Typical TS Voltage Resolution	V_{TS_RES}			0.543		%	
Logic I/O Pin Characteristics (nCE	, nQON, OTG,	SCL and SDA)					
Input Low Threshold nCE, nQON,	V_{IL}				0.4	V	
Input High Threshold OTG, SCL, SDA	V_{IH}		1.1			V	
High-Level Leakage Current	I _{BIAS}	Pull up rail 1.8V		0.1	1	μΑ	
Logic I/O Pin Characteristics (STA	T and nINT) - 0	Open-Drain					
Low-Level Output Voltage	V_{OL}				0.2	V	

NOTE:

1. Guaranteed by design. Not production tested.


High Input Voltage, 5A Single-Cell Battery Charger with NVDC Power Path Management


TIMING REQUIREMENTS


 $(V_{VBUS_UVLOZ} < V_{VBUS} < V_{VBUS_OV} \ and \ V_{VBUS} > V_{BAT} + V_{SLEEP}, \ T_J = +25^{\circ}C, \ unless \ otherwise \ noted.)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V _{VBUS} /V _{BAT} Power-Up						
VBUS OVP Reaction Time	t _{ACOV}	V_{VBUS} rising above ACOV threshold to turn off Q2		0.1		μs
Wait Window for Bad Adaptor Detection	t _{BAD_SRC}		22	29	36	ms
Battery Charger						
Deglitch Time for Charge Termination	t _{TERM_DGL}			230		ms
Deglitch Time for Recharge	t _{RECHG_DGL}			360		ms
System Over-Current Deglitch Time to Turn off Q4	t _{SYSOVLD_DGL}	IBATOCP_TIME[1:0] = 0b00 (128μs)		120		μs
Battery Over-Voltage Deglitch Time to Disable Charge	t _{BATOVP}			1		μs
Typical Charge Safety Timer Range	t _{SAFETY}	CHG_TIMER = 1	14	16	18	h
Typical Top-Off Timer Range	t _{TOP_OFF}	TOPOFF_TIMER[1:0] = 0b10 (30min)	30	35	40	min
Battery Monitor				•		
Conversion Time	t _{CONV}	CONV_RATE = 0		8		ms
nQON Timing and Ship Mode Timing				•		
nQON Negative Pulse Low Pulse Width to Turn on BATFET and Exit Ship Mode	t _{SHIPMODE}	tSHIPMODE = 1 (1s)	0.9	1	1.2	s
nQON Low Time to Reset BATFET	t _{QON_RST}		8	10	12	S
BATFET off Time during Full System Reset	t _{BATFET_RST}		285	320	355	ms
Wait Delay for Entering Ship Mode	t _{SM_DLY}		11	12.3	13.6	S
Digital Clock and Watchdog Timer						
Watchdog Reset Time	t _{WDT}	WATCHDOG[1:0] = 0b01, REGN LDO disabled		41		s
Digital Clock Frequency in Low Power	f _{LPDIG}	REGN LDO disabled		31.25		kHz
Digital Clock Frequency	f_{DIG}	REGN LDO enabled		500		kHz
I ² C Interface				•		
SCL Clock Frequency	f _{SCL}			400		kHz


TYPICAL PERFORMANCE CHARACTERISTICS















































































TYPICAL APPLICATION CIRCUIT




Figure 1. Typical Application Circuit

FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

DETAILED DESCRIPTION

The SGM41542S is a power management and charger device for applications such as cell phones and tablets that use high capacity single-cell Li-lon or Li-polymer batteries. The SGM41542S can accommodate a wide range of input sources including USB, wall adaptor and car chargers. It is optimized for 5V input (USB voltage) but is capable of operating with input voltages from 3.9V to 13.5V. It also supports JEITA profile for battery charging safety at high or low temperatures. Automatic power path selection to power the system (SYS) from the input source (VBUS), battery (BAT) or both is another feature of the device. Battery charge current is programmable and can reach a maximum of 5A (charge). In the Boost mode, the battery voltage is boosted to power the VBUS pin (3.2A MAX) when it is a power receiving node (USB OTG) that is typically regulated to 5.15V.

The device may operate in several different modes:

In HIZ mode, the reverse blocking FET (Q1), internal REGN LDO, converter switches and some other parts of the internal circuit remain off to save the battery while it supplies DC power to the system through BATFET.

In the sleep mode, the switching is stopped. The charger goes to the sleep mode when the input source voltage (V_{VBUS}) is not high enough for charging the battery. In other words, V_{VBUS} is smaller than V_{BAT} + V_{SLEEP} (where V_{SLEEP} is a small threshold) and Buck converter is not able to charge, even at its maximum duty cycle. The Boost may also go to the sleep mode if similar issue happens in the reverse direction (when V_{VBUS} is almost equal to or smaller than V_{BAT}).

In supplement mode, the input source power is not enough to supply system demanded power and the battery assists by discharging to the system in parallel and providing the deficit.

Power-On Reset (POR)

The internal circuit of the device is powered from the greater voltage between V_{VBUS} and $V_{BAT}.$ When the voltage of the selected source goes above its UVLO level ($V_{VBUS} > V_{VBUS_UVLOZ}$ or $V_{BAT} > V_{BAT_UVLOZ}$), a POR happens and activates the sleep comparator, battery depletion comparator and BATFET driver. Upon activation, the I^2C interface will also be ready for communication and all registers reset to their default values.

Power-Up from Battery Only (No Input Source)

When only the battery is presented as a source and its voltage is above depletion threshold ($V_{BAT_DPL_RISE}$), the BATFET turns on and connects the battery to the system. The quiescent current is minimum because the REGN LDO remains off. Conduction losses are also low due to small R_{DSON} of BATFET. Low losses help to extend the battery run time.

The discharge current through BATFET is continuously monitored. In the supplement mode, if a system overload (or short) occurs ($I_{BAT} > I_{BATFET_OCP}$), the BATFET is turned off immediately and BATFET_DIS bit is set to 1. The BATFET will not enable until the input source is applied or one of the BATFET Enable Mode (Exit Ship Mode) methods (explained later) is used to activate the BATFET.

Power-Up Process from the Input Power Source

Upon connection of an input source (VBUS), its voltage is checked to turn on the internal REGN LDO regulator and the bias circuits (whether the battery is present or not). The input current limit is determined and set before the Buck converter is started. The sequences of actions when VBUS as input source is powered up are:

- 1. REGN LDO power-up.
- 2. Poor power source detection (qualification).
- **3. Input power source type detection.** (Based on D+/D-input. It is used to set the default input current limit (IINDPM[5:0]).)
- 4. Setting of the input voltage limit threshold (VINDPM threshold).
- 5. DC/DC converter power-up.

Details of the power-up steps are explained in the following sections.

REGN LDO Power-Up

The REGN low dropout regulator powers the internal bias circuits, HSFET and LSFET gate drivers and TS rail (thermistor pin). The STAT pin can also be pulled up to REGN. The REGN enables when the following 2 conditions are satisfied and remain valid for a 220ms delay time, otherwise the device stays in high impedance mode (HIZ) with REGN LDO off.

- 1. $V_{VBUS} > V_{VBUS_PRESENT}$.
- 2. $V_{VBUS} > V_{BAT} + V_{SLEEPZ}$ (in Buck mode) or $V_{VBUS} < V_{BAT} + V_{SLEEP}$ (in Boost mode).

In HIZ state, the quiescent current drawn from VBUS is very small (less than I_{VBUS_HIZ}). System is only powered by the battery in HIZ mode.

Poor Power Source Detection (Qualification)

When REGN LDO is powered, the input source (adaptor) is checked for its type and current capacity. To start the Buck converter, the input (VBUS) must meet the following conditions:

- 1. V_{VBUS} < V_{VBUS} ov.
- 2. $V_{VBUS} > V_{VBUSMIN_RISE}$ during t_{BAD_SRC} test period (29ms TYP) in which the I_{BAD_SRC} (25mA TYP) current is pulled from VBUS.

If the test is failed, the conditions are repeatedly checked every two seconds. As soon as the input source passes qualification, the VBUS GD bit in status register is set to 1 and a pulse is sent to the nINT pin to inform the host. Type detection will start as next step.

Input Power Source Type Detection

The input source detection will run through the D+/D- lines while REGN LDO is powered and after the VBUS_GD bit is set. The SGM41542S can detect the input source types, which include SDP/DCP and non-standard adaptor through the D+/D- pins following USB BC1.2 specification. A pulse is sent to nINT pin to inform the host when the input source type detection is completed. Some registers and pins are also updated as detailed below:

- 1. Input current limit register (the value in the IINDPM[5:0]) is changed to set current limit.
- 2. PG STAT (power good) bit is set.
- 3. VBUS_STAT[2:0] register is updated to indicate USB or adaptor input source types.

The input current is always limited by the IINDPM[5:0] register and the limit can be updated by the host if needed.

Input Current Limit by D+/D- Detection

The SGM41542S integrates a D+/D- based input source detection to set the input current limit when VBUS is plugged in. When the input source is plugged in, the device starts USB BC1.2 detection and sets the SDP/DCP related input current limit. And if the data contact detection timer expires, the non-standard adaptor detection starts and then sets the input current limit. Please refer to Table 1 and Table 2.

Table 1. Non-Standard Adaptor Detection

Non-Standard Adaptor	D+ Threshold	D- Threshold	Input Current Limit (A)
Divider 1	VD+ within V2P7	VD- within V2P0	2.1
Divider 2	VD+ within V1P2	Vd- within V1P2	2
Divider 3	VD+ within V2P0	Vd- within V2P7	1
Divider 4	VD+ within V2P7	Vd- within V2P7	2.4

Table 2. Input Current Limit Setting from D+/D- Detection

D+/D- Detection	Input Current Limit (I _{INLIM})		
USB SDP (USB500)	500mA		
USB DCP	2.4A		
Divider 1	2.1A		
Divider 2	2A		
Divider 3	1A		
Divider 4	2.4A		
Unknown 5V Adaptor	500mA		

Force Detection of Input Current Limit

The host can set EN_IINDET bit to 1 in host mode to force the device to run. And the EN_IINDET bit returns to 0 by itself and input result is updated after the detection is completed.

D+/D- Output Voltage Setting

The host can be set D+/D- output voltages by DP_VSET[1:0] and DM_VSET[1:0] to HIZ, 0V, 0.6V or 3.3V. When BC1.2 detection runs, these bits are ignored.

Setting of the Input Voltage Limit Threshold (VINDPM Threshold)

A wide voltage range (3.9V to 5.4V, 5.9V to 9V, 10.5V to 12V) is supported for the input voltage limit setting in VINDPM[3:0] and VINDPM OS[1:0]. 4.5V is the default for USB.

The device supports dynamic tracking of the battery voltage (VINDPM). VDPM_BAT_TRACK[1:0] bits can be used to enable tracking (0b00 to disable tracking) and set the tracking offset value. When the tracking is enabled, the input voltage limit will be set to the larger value between the VINDPM[3:0] and V_{BAT} + VDPM_BAT_TRACK[1:0]. The VDPM_BAT_TRACK[1:0] tracking offset can be set to 200mV, 250mV or 300mV. And this function only takes effect when VINDPM_OS[1:0] = 0b00.

DC/DC Converter Power-Up

The 1.5MHz switching converter composed of LSFET and HSFET is enabled, which can start switching when the input current limit is set. Converter is initiated with a soft-start when the system voltage is ramped up. If SYS voltage is less than 2.2V, the input current is limited to 190mA or IINDPM[5:0], depending on whichever is smaller, otherwise the limit is set to IINDPM[5:0].

The BATFET remains on to charge the battery if the battery charging function is enabled, otherwise BATFET turns off.

When converter operates for battery charging, it acts as an efficient, fixed frequency synchronous Buck converter regardless of the input/output voltages and currents. However, it is capable of switching to PFM mode at light load when charging is disabled or when the detected battery voltage is less than minimum system voltage setting. PFM operation can be enabled or prevented in either Buck or Boost mode through using the PFM DIS bit.

Boost Mode

The SGM41542S supports USB On-The-Go. When a load device is connected to the USB port, the converter can operate as a step-up synchronous converter (Boost mode) with 1.5MHz switching frequency to supply power from the battery to that load. The 500mA USB OTG output current limit requirement is achieved by programming, however, the Boost converter can deliver 1.2A to the output (default limit). Converter will be set to Boost mode if at least 30ms is passed from enabling this mode (OTG_CONFIG bit = 1) and the following conditions are satisfied:

- 1. $V_{BAT} > V_{BATLOW_OTG}$.
- 2. $V_{VBUS} < V_{BAT} + V_{SLEEP}$ (in sleep mode).
- 3. Acceptable voltage range at TS pin ($V_{BHOT} < V_{TS} < V_{BCOLD}$).

The output voltage is set to $V_{VBUS} = 5.15V$ and is maintained as long as V_{BAT} is above V_{BATLOW_OTG} falling threshold. The output current can reach up to the programmed value by BOOST_LIM[2:0] register bits (0.5A - 3.2A). The VBUS_STAT[2:0] status register bits are set to 0b111 in Boost mode (OTG).

To minimize the output overshoot in Boost mode, the device starts with PFM first and then switches to PWM. As stated before, PFM can be avoided by using PFM_DIS bit in Buck and Boost modes.

Host Mode and Default Mode Operation with Watchdog Timer

After a power-on reset, the device starts in default mode (standalone) with all registers reset as default. If the watchdog timer is expired, the device will also enter default mode with WATCHDOG_FAULT bit set to high. When the host is in sleep mode or there is no host, the device stays in the default mode in which the SGM41542S operates like an autonomous charger. The battery is charged for 16 hours (default value for the fast charging safety timer). Then the charge stops while Buck converter continues to operate to power the system load.

Most of the flexibility features of the SGM41542S become available in the host mode when the device is controlled by a host with I²C. By setting the WD RST bit to 1, the charger mode changes from default mode to host mode. In this mode, the WATCHDOG FAULT bit is low and all device parameters can be programmed by the host. To prevent the device watchdog from reset that results in going back to default mode, the host must disable the watchdog timer by setting WATCHDOG[1:0] = 0b00, or it must consistently reset the watchdog timer before expiry by writing 1 to WD RST bit to prevent WATCHDOG FAULT bit from being set. Every time a 1 is written to the WD RST bit, the watchdog timer will restart counting. Therefore, it should be reset again before overflow (expiry) to keep the device in the host mode. If the watchdog timer expires (WATCHDOG FAULT bit = 1), the device returns to default mode and partial registers are reset to their default values while the detailed descriptions can be found in Register Maps section.

Battery Charging Management

The SGM41542S is designed for charging single-cell Li-lon or Li-poly batteries with a charge current up to 5A (MAX). The battery connection switch (BATFET) is in the charge or discharge current path and features low on-resistance (15m Ω TYP) to allow high efficiency and low voltage drop.

Charging Cycle in Autonomous Mode

Charging is enabled if CHG_CONFIG = 1 and nCE pin is pulled low. In default mode, the SGM41542S runs a charge cycle with the default parameters itemized in Table 3. At any moment, the device can be controlled by charging to the host mode.

Table 3. Charging Parameter Default Setting

Default Mode	SGM41542S		
Charging Voltage (V _{REG})	4.200V		
Charging Current (I _{CHG})	2.04A		
Pre-Charge Current (I _{PRECHG})	180mA		
Termination Current (I _{TERM})	180mA		
Temperature Profile	JEITA		
Safety Timer	16h		




Figure 3. Watchdog Timer Flow Chart

Start a New Charging Cycle

If the converter can start switching and all the following conditions are satisfied, a new charge cycle starts:

- NTC temperature fault is not asserted (TS pin).
- · Safety timer fault is not asserted.
- BATFET is not forced off. (BATFET_DIS bit = 0).
- Charging enabled (3 conditions: CHG_CONFIG bit = 1, ICHG[6:0] register is not 0mA and nCE pin is low).
- \bullet Battery voltage is below the programmed full charge level (V $_{\mbox{\scriptsize REG}}).$

A new charge cycle starts automatically if battery voltage falls below the recharge threshold level (V_{REG} - 100mV or V_{REG} - 200mV configured by VRECHG[1:0] bits). Also, if the charge cycle is completed, a new charging cycle can be initiated by toggling of the nCE pin or CHG CONFIG bit.

Normally, a charge cycle terminates when the charge voltage is above the recharge threshold level and the charging current falls below the termination threshold if the device is not in thermal regulation or dynamic power management (DPM) mode.

Charge Status Report

The STAT is an open-drain output pin that reports the status of charge and can drive an LED for indication: a low indicates that charging is in progress, a high shows that charging is completed or disabled and alternating low/high (blinking) show a charging fault. The STAT may be disabled (keep the open-drain switch off) by setting EN ICHG MON[1:0] = 0b11.

The CHRG_STAT[1:0] status register reports the present charging phase and status by two bits: 0b00 = charging disabled, 0b01 = in pre-charge, 0b10 = in fast charging (constant

current mode or constant voltage mode) and 0b11 = charging completed.

A negative pulse is sent on nINT pin to inform the host when a charging cycle is completed.

In addition, the output status of STAT pin can be set by STAT_SET[1:0] bits, 0b00 = LED off (HIZ), 0b01 = LED on (low), 0b10 = LED blinking at 1s on 1s off, 0b11 = LED blinking at 1s on 3s off. This two bits only take effect when EN ICHG MON[1:0] = 0b01.

Battery Charging Profile

The SGM41542S features a full battery charging profile with five phases. In the beginning of the cycle, the battery voltage (V_{BAT}) is tested, and appropriate current and voltage regulation levels are selected as shown in Table 4. Depending on the detected status of the battery, the proper phase is selected to start or for continuation of the charging cycle. The phases are trickle charge $(V_{BAT} < 2.185V)$, pre-charge, fast-charge (constant current and constant voltage) and top-off trickle charge.

Table 4. Charging Current Setting Based on VBAT

V _{BAT} Voltage	Selected Charging Current	Default Value in the Register	CHRG_STAT[1:0]
< 2.185V	I _{SHORT}	60mA	0b01
2.185V to 3.14V	I _{PRECHG}	180mA	0b01
> 3.14V	I _{CHG}	2.04A	0b10

Note that in the DPM or thermal regulation modes, normal charging functions are temporarily modified: the charge current will be less than the value in the register. The termination is disabled, and the charging safety timer is slowed down by counting at half clock rate.




Figure 4. Battery Charging Profile



Charge Termination

A charge cycle is terminated when the battery voltage is higher than the recharge threshold and the charge current falls below the programmed termination current. Unless there is a high power demand for system and it needs to operate in supplement mode, the BATFET turns off at the end of the charge cycle. Even after termination, the Buck converter operates continuously to supply the system.

CHRG_STAT[1:0] bits are set to 0b11 and a negative pulse is sent to nINT pin after termination.

If the charger is regulating input current, input voltage or junction temperature instead of charge current, termination will be temporarily prevented. EN_TERM bit is termination control bit and can be set to 0 to disable termination before it happens.

At low termination currents (60mA TYP), the offset in the internal comparator may give rise to a higher (+10mA to +20mA) actual termination current. A delay in termination can be added (optional) as a compensation for comparator offset using a programmable top-off timer. During the delay, constant voltage charge phase continues and gives the falling charge current a chance to drop closer to the programmed value. The top-off delay timer has the same restrictions of the safety timer. As an example, under some conditions, if the safety timer is suspended, the top-off timer will also be suspended or if the safety timer is slowed down, the termination timer will also be slowed down. The TOPOFF_ACTIVE bit reports the active/inactive status of the top-off timer. The CHRG_STAT[1:0] and TOPOFF_ACTIVE bits can be read to find status of the termination.

Any of the following events resets the top-off timer:

- 1. Disable to enable transition of nCE (charge enable).
- 2. A low to high change in the status of termination.
- 3. Set REG_RST bit to 1.

The setting of the top-off timer is applied at the time of termination detection and unless a new charge cycle is started, modifying the top-off timer parameters after termination has no effect. A negative pulse is sent to nINT when top-off timer is started or ended.

Resistance Compensation (IRCOMP)

When in a high-current charging system, the resistance between the charger output and the battery cell terminals (such as MOSFETs, connectors, circuit board routing, and sense resistors) can force the charging process to change prematurely from constant current to constant voltage and prolong the charging time. The SGM41542S features resistance compensation (IRCOMP) to speed up charge cycles and extend constant current charge time while providing the maximum power to the battery.

The host can compensate the resistance by increasing the charge voltage set point that is based on the actual charge current and resistance, as shown in the following formula. It is recommended that the host sets the maximum allowed regulation voltage register (VCLAMP[3:0]) and the minimum resistance compensation (BAT_COMP[3:0]) for the safe operation.

$$V_{REG-ACTUAL} = VREG + min(I_{CHRG-ACTUAL} \times BAT_COMP, V_{CLAMP})$$
 (1)

Temperature Qualification

The charging current and voltage of the battery must be limited when battery is cold or hot. A thermistor input for battery temperature monitoring is included in the device that can protect the battery based on JEITA guidelines.

Compliance with JEITA Guideline

JEITA guideline (April 20, 2007 release) is implemented in the device for safe charging of the Li-Ion battery. JEITA highlights the considerations and limits that should be considered for charging at cold or hot battery temperatures. High charge current and voltage must be avoided outside the normal operating temperatures (typically 0 °C and 60 °C). This functionality can be disabled if not needed. Four temperature levels are defined by JEITA from T1 (minimum) to T4 (maximum). Outside this range, charging should be stopped. The corresponding voltages sensed by NTC are named $V_{\rm T1}$ to $V_{\rm T4}$. Due to the sensor negative resistance, a higher temperature results in a lower voltage on TS pin. The battery cool range is between T1 and T2, and the warm range is between T3 and T4. Charge must be limited in the cool and warm ranges.

One of the conditions for starting a charge cycle is having the TS voltage within V_{T1} to V_{T4} window limits. If during the charge, battery gets too cold or too hot and TS voltage exceeds the T1 - T4 limits, charging is suspended (zero charge current) and the controller waits for the battery temperature to come back within the T1 to T4 window.

JEITA recommends reducing charge current to 1/2 of fast charging current or lower at cool temperatures (T1 - T2). For warmer temperature (within T3 - T4 range), charge voltage is recommended to be kept below 4.1V.

The SGM41542S exceeds the JEITA requirement by their flexible charge parameter settings. At warm temperature range (T3 - T4), the charge voltage is set to the lower of V_{REG} and 4.1V when JEITA VSET H = 0, the charge voltage is set to V_{REG} when $JEITA_VSET_H = 1$, and the charge current can be reduced down to 0%, 20% or 50% of fast charging current by the JEITA ISET H[1:0] bits. At cool temperatures (T1 - T2), the current setting can be reduced down to 50% or 20% of fast charging current selected by the JEITA ISET L bit when EN JEITA ISET L = 1, and the charge voltage is set to V_{REG} when JEITA_VSET_L = 0, the charge voltage is set to the lower of V_{REG} and 4.1V when JEITA VSET L = 1. Additional, the cool threshold T2 and warm threshold T3 can be changed through JEITA VT2[1:0] and JEITA VT3[1:0], and the charge current can be disabled by setting EN JEITA ISET L = 0.




Figure 5. Battery Thermistor Connection and Bias Network

A 103AT-2 type thermistor is recommended to use for the SGM41542S. Other thermistors may be used and bias network (see Figure 5) can be calculated based on the following equations:

$$R_{T2} = \frac{R_{THCOLD} \times R_{THHOT} \times \left(\frac{1}{V_{T1}} - \frac{1}{V_{T4}}\right)}{R_{THHOT} \times \left(\frac{1}{V_{T4}} - 1\right) - R_{THCOLD} \times \left(\frac{1}{V_{T1}} - 1\right)}$$
(2)

$$R_{T1} = \frac{\left(\frac{1}{V_{T1}} - 1\right)}{\left(\frac{1}{R_{T2}}\right) + \left(\frac{1}{R_{THCOLD}}\right)}$$
(3)

Where, V_{T1} and V_{T4} are T_{COLD} and T_{HOT} threshold voltages on TS pin as percentage to V_{REGN} , R_{THCOLD} and R_{THHOT} are thermistor resistances (R_{TH}) at desired T1 (Cold) and T4 (Hot) temperatures. Select $T_{COLD}=0^{\circ}C$ and $T_{HOT}=60^{\circ}C$ for Li-lon or Li-polymer batteries. For a 103AT-2 type thermistor $R_{THCOLD}=27.28k\Omega$ and $R_{THHOT}=3.02k\Omega$, the calculation results are: $R_{T1}=5.352k\Omega$ and $R_{T2}=31.67k\Omega$. The standard value of R_{T1} is $5.36k\Omega$ and that of R_{T2} is $31.6k\Omega$.

Boost Mode Temperature Monitoring (Battery Discharge)

The device is capable of monitoring the battery temperature for safety during the Boost mode. The temperature must remain within the V_{BCOLD} to V_{BHOT} thresholds, otherwise the Boost mode will be suspended and $VBUS_STAT[2:0]$ bits are set to 0b000. Moreover, $NTC_FAULT[2:0]$ register is updated to report Boost mode cold or hot condition. Once the temperature returns within the window, the Boost mode is resumed and $NTC_FAULT[2:0]$ register is cleared to 0b000 (normal).




Figure 6. TS Pin Thermistor Temperature Window Settings in Boost Mode

Safety Timer

Abnormal battery conditions may result in prolonged charge cycles. An internal safety timer is considered to stop charging in such conditions. If the safety time is expired, CHRG_FAULT[1:0] bits are set to 0b11 and a negative pulse is sent to nINT pin. By default, the charge time limit. And it is 2 hours if the battery voltage does not rise above $V_{\rm BATLOW}$ threshold. And it is 16 hours if it goes above $V_{\rm BATLOW}$. This feature is optional and can be disabled by clearing EN_TIMER bit. The 16 hours limit can also be reduced to 7 hours by clearing CHG_TIMER bit.

The safety timer counts at half clock rate when charger is running under input voltage regulation, input current regulation, JEITA cool or thermal regulation. Because in these conditions, the actual charge current is likely to be less than the register setting. As an example, if the safety timer is set to 7 hours and the charger is regulating the input current (IINDPM_STAT bit = 1) in the whole charging cycle, the actual safety time will be 16 hours. Clearing the EN_TMR2X bit will disable the half clock rate feature.

The safety timer is paused if a fault occurs or charger is in supplement mode, charging is suspended. It will resume once the fault condition is removed. If charging cycle is stopped by a restart or by toggling nCE pin or CHG_CONFIG bit, the timer resets and restarts a new timing.

Narrow Voltage DC (NVDC) Design in SGM41542S

The SGM41542S features an NVDC design using the BATFET that connects the system to the battery. By using the linear region of the BATFET, the charger regulates the system bus voltage (SYS pin) above the minimum setting using Buck converter even if the battery voltage is very low. MOSFET linear mode allows for the large voltage difference between SYS and BAT pins to appear as $V_{\rm DS}$ across the switch while conducting and charging battery. SYS_MIN[2:0] register sets the minimum system voltage (default 3.5V). If the system is in minimum system voltage regulation, VSYS STAT bit is set.

The BATFET operates in linear region when the battery voltage is lower than the minimum system voltage. The system voltage is regulated to 180 mV (TYP) above the minimum system voltage setting. The battery gradually gets charged and its voltage rises above the minimum system voltage and lets BATFET change from linear mode to fully turned-on switch such that the voltage difference between the system and battery is the small V_{DS} of fully on BATFET.

The system voltage is always regulated to 50mV (TYP) above the battery voltage if:

- 1. The charging is terminated.
- 2. Charging is disabled and the battery voltage is above the minimum system voltage setting.




Figure 7. System Voltage vs. Battery Voltage

Dynamic Power Management (DPM)

The SGM41542S features a dynamic power management (DPM). To implement DPM, the device always monitors the input current and voltage to regulate power demand from the source and avoid input adaptor overloading or to meet the maximum current limits specified in the USB specs. Overloading an input source may result in either current trying to exceed the input current limit (I_{INDPM}) or the voltage tending to fall below the input voltage limit (V_{INDPM}). With DPM, the device keeps the VSYS regulating to its minimum setting by reducing the battery charge current adequately such that the input parameter (voltage or current) does not exceed the limit. In other words, charge current is reduced to satisfy $I_{IN} \leq I_{INDPM}$ or $V_{IN} \geq V_{INDPM}$ whichever occurs first. DPM can be either an I_{IN} type (IINDPM) or V_{IN} type (VINDPM) depending on which limit is reached.

Changing to the supplement mode may be required if the charge current is decreased and reached to zero, but the input is still overloaded. In this case, the charger reduces the system voltage below the battery voltage to allow operation in the supplement mode and provide a portion of system power demand from the battery through the BATFET.

The IINDPM_STAT or VINDPM_STAT status bits are set during an IINDPM or VINDPM respectively. Figure 8 summarizes the DPM behavior (IINDPM type) for a design example with a 9V/1.2A adaptor, 3.2V battery, 2.8A charge current setting and 3.4V minimum system voltage setting.




Figure 8. DPM Behavior Plot

Battery Supplement Mode

If the system voltage drops below the battery voltage, the BATFET gradually starts to turn on. The threshold margin is 45mV if $V_{\text{SYS_MIN}}$ setting is less or larger than $V_{\text{BAT.}}$ At low discharge currents, the BATFET gate voltage is regulated (RDS modulation) such that the BATFET VDS stays at 30mV. At higher currents, the BATFET will turn fully on (reaching its lowest RDSON). From this point, increasing the discharge current will linearly increase the BATFET VDS (determined by RDSON × ID). Using the MOSFET linear mode at lower currents prevents swinging oscillation from entering and exiting the supplement mode.

BATFET gate regulation V-I characteristics is shown in Figure 9. If the battery voltage falls below its minimum depletion, the BATFET turns off and exits supplement mode.




Figure 9. BATFET Gate Regulation V-I Curve

Battery Monitor

The SGM41542S has a battery monitor that can provide measurements of input voltage, battery voltage, system voltage, thermistor ratio, charging current and input current, based on the device modes of operation and REG0x19 register. The measurements are presented in Battery Monitor Registers (REG0x13 - REG0x18). The battery monitor has two conversion modes, which are determined by using CONV_RATE bit: one-shot conversion (default) and 1 second continuous conversion.

For the one-shot conversion (CONV_RATE = 0), the conversion will start when the CONV_START bit is set and which conversion is active depends on REG0x19. During the conversion process, the CONV_START bit is set and it is cleared by the device after the conversion is completed. The conversion result is provided after t_{CONV} (8ms TYP).

For the continuous conversion (CONV_RATE = 1), the conversion will start when the CONV_RATE bit is set and all conversions are active. During active conversion process, setting the CONV_START bit indicates that the conversion is in progress. The conversion result is provided every 1 second automatically. The battery monitor ends continuous conversion mode when the CONV_RATE bit is cleared.

When the battery monitor is active, the REGN power is enabled and it can increase the quiescent current.

Table 5. Battery Monitor Operation Modes

Parameter	Enable	Register	Operation Modes			
raiailletei			Charge Mode	Boost Mode	Charge Disable	Battery Only Mode
Battery Voltage (V _{BAT})	REG0x19[4]	REG0x13	Yes	Yes	Yes	Yes
System Voltage (V _{SYS})	REG0x19[3]	REG0x14	Yes	Yes	Yes	Yes
Temperature (TS) Voltage (V _{TS})	REG0x19[2]	REG0x15	Yes	Yes	Yes	Yes
VBUS Voltage (V _{VBUS})	REG0x19[5]	REG0x16	Yes	Yes	Yes	NA
Charge Current (I _{BAT})	REG0x19[6]	REG0x17	Yes	NA	NA	NA
Input Current (I _{VBUS})	REG0x19[7]	REG0x18	Yes	NA	Yes	NA

BATFET Control for System Power Reset and Ship Mode Ship Mode (BATFET Disable)

Ship mode is usually used when the system is stored or in idle state for a long time or is in shipping. In such conditions, it is better to completely disconnect battery and make system voltage zero to minimize the leakage and extend the battery life. To enter ship mode, the BATFET has to be forced off by setting BATFET_DIS bit. The BATFET turns off immediately if BATFET_DLY bit is 0, or turns off after a $t_{\text{SM_DLY}}$ delay (12.3 seconds) if BATFET_DLY is set.

Exit Ship Mode (BATFET Enable)

To exit the ship mode and enable the BATFET, one of the following can be applied:

With the chip no powered by VBUS:

- 1. Connect the adaptor to the input with a valid voltage to the VBUS input.
- 2. Pull nQON pin from logic high to low to enable BATFET, for example, by shorting nQON to GND. The negative pulse width should be at least a $t_{SHIPMODE}$ (1s TYP) for deglitching.

With the chip already powered by VBUS:

- 3. Clear BATFET DIS bit by using host and I²C.
- 4. Set REG RST to 1 to reset all registers.
- 5. Apply a negative pulse to nQON pin (same as 2).

Full System Reset with BATFET Using nQON

When the input source is not present, the BATFET can act as a load on/off switch between the system and battery. This

feature can be used to apply a power-on reset to the system. Host can toggle BATFET_DIS bit to cycle power off/on and reset the system. A push-button connected to nQON pin or a negative pulse can also be used to manually force a system power cycle when BATFET is ON (BATFET_DIS bit = 0). For this function, a negative logic pulse with a minimum width of $t_{\text{QON_RST}}$ (10s TYP) must be applied to the nQON pin that results in a temporary BATFET turn-off for $t_{\text{BATFET_RST}}$ (320ms TYP) that automatically turns on afterward. Setting EN BATFET RST to 0 can disable the function.

In summary, the nQON pin controls BATFET and system reset in two different ways:

- 1. Enable BATFET: Applying an nQON logic high to low transition with longer than $t_{SHIPMODE}$ deglitch time (negative pulse) turns on BATFET to exit ship mode (Figure 10 left). HIZ is also enabled (EN_HIZ = 1) when exiting shipping mode. After exiting shipping mode, the host can disable HIZ (EN_HIZ = 0). OTG cannot be enabled (OTG_CONFIG = 1) until HIZ is disabled.
- 2. Reset BATFET: By applying a logic low for a duration of at least t_{QON_RST} to nQON pin while VBUS is not powered and BATFET is allowed to turn on (BATFET_DIS bit = 0), the BATFET turns off for t_{BATFET_RST} and then it is re-enabled resulting in a system power-on reset (Figure 10 right). This function can be disabled by clearing EN BATFET RST bit.

A typical push button circuit for nQON is given in Figure 11.




Figure 10. nQON Enable and Reset BATFET Timing




Figure 11. nQON Manual Operation Circuit



Status Outputs Pins (STAT and nINT) Power Good Indication (PG_STAT Bit)

When a good input source is connected to VBUS and input type is detected, the PG_STAT status bit goes high. A good input source is detected if all following conditions on V_{VBUS} are satisfied and input type detection is completed:

- V_{VBUS} is in the operating range: $V_{VBUS_UVLOZ} < V_{VBUS} < V_{VBUS_OV}$.
- Device is not in sleep mode: $V_{VBUS} > V_{BAT} + V_{SLEEP}$.
- Input source is not poor: V_{VBUS} > V_{VBUSMIN_RISE} when I_{BAD_SRC} (25mA TYP) loading is applied. (Poor source detection.)
- · Completed input source type detection.

Charge Status (STAT Pin)

Charging state is indicated with the open-drain STAT pin as explained in Table 6. This pin is able to drive an LED (see Figure 1). The functionality of the STAT pin is disabled if the EN_ICHG_MON[1:0] bits are set to 0b11.

Table 6. STAT Pin Function

Charging State	STAT Indicator	
Charging battery (or recharge)	Low (LED ON)	
Charging completed	High (LED OFF)	
Charging is disabled or in sleep mode	High (LED OFF)	
Charge is suspended due to input over-voltage, TS fault, timer faults or system over-voltage or Boost mode is suspended (TS fault)	1Hz Blinking	
EN_ICHG_MON[1:0] = 0b01, controlled by register only, no matter with charging state	STAT_SET[1:0]	

nINT Interrupt Output Pin

When a new update occurs in the charger states, a $256\mu s$ negative pulse is sent through the nINT pin to interrupt the host. The host may not continuously monitor the charger device and by receiving the interrupt, it can react and check the charger situation on time.

The following events can generate an interrupt pulse:

- 1. Faults reflect in REG0x09 register (watchdog, Boost overload, charge faults and battery over-voltage).
- 2. Charging is completed.
- 3. D+/D- detection identifies a connected source (USB or adaptor).
- 4. Input source voltage enters the "input good" range:
 - a) V_{VBUS} exceeds V_{BAT} (not in sleep mode).
 - b) V_{VBUS} comes below $V_{VBUS\ OV}$.
 - c) V_{VBUS} remains above $V_{VBUSMIN_RISE}$ when I_{BAD_SRC} (25mA TYP) load current is applied.

- 5. Input removes or out of the "input good" range.
- 6. A DPM event (VINDPM or IINDPM) occurs (a maskable interrupt).

Once a fault/flag happens, the INT pulse is asserted immediately and the fault/flag bits are updated in REG0x09 and REG0x0E. Fault/flag status is not reset in the register until the host reads it. A new fault/flag will not assert a new INT pulse until the host reads REG0x09 and REG0x0E and all the previous faults/flags are cleared. Therefore, in order to read the current time faults, the host must read REG0x09 two times consecutively. The first read returns the history of the fault register status (from the time of the last read or reset) and the second one checks the current active faults. As an exception, the NTC_FAULT[2:0] bits report the actual real-time status of TS pin.

Current Pulse Control Protocol

The SGM41542S provides the control to generate the VBUS current pulse protocol that communicates with an adjustable high voltage adaptor to inform the adaptor to increase/ decrease the output voltage. To enable the interface, the EN PUMPX bit must be set. The host relies on setting the PUMPX UP or PUMPX DN bit to select the increase/ decrease voltage pulse to start the VBUS current pulse sequence. When in the current pulse sequence, the PUMPX UP and PUMPX DN bits are set to indicate the pulse sequence in progress, and the device pulses the input current limit between the current limit specified in the IINDPM[5:0] register and the 100mA current limit. After the pulse sequence is completed, the input current limit returns to the value set in the IINDPM[5:0] register, and the PUMPX UP or PUMPX DN bit is cleared. Besides, the EN PUMPX bit can be cleared during the current pulse sequence to terminate the sequence and force the charger to immediately return to the input current limit specified in the IINDPM[5:0] register. When the EN PUMPX bit is set to low, writes to the PUMPX UP and PUMPX DN bits are ignored, which has no effect on VBUS current limit.

Protection Features Monitoring of Voltage and Current

During the converter operation, the input and system voltages (VBUS and VSYS) and switch currents are constantly monitored to assure safe operation of the device in both Buck and Boost modes, as described below.

Buck Mode Voltage and Current Monitoring

1. Input Over-Voltage (ACOV)

Converter switching will stop as soon as VBUS voltage exceeds V_{VBUS_OV} over-voltage limit that is programmable by OVP[1:0] in REG0x10. It is selectable among 5.5V, 6.5V, 10.5V and 14V (default) for USB or 5V, 9V or 12V adaptors respectively.

Each time VBUS exceeds the OVP limit, an INT pulse is asserted. As long as the over-voltage persists, the CHRG_FAULT[1:0] bits are set to 0b01 in REG0x09. Fault will be cleared to 0b00 if the voltage comes back below limit (and a hysteresis threshold) and host reads the fault register. Charger resumes its normal operation when the voltage comes back below OVP limit.

2. System Over-Voltage (SYSOVP)

During a system load transient, the device clamps the system voltage to protect the system components from over-voltage. The SYSOVP over-voltage limit threshold is $350\text{mV} + \text{V}_{\text{SYS_REG}}$ (system regulation voltage + 350mV). Once a SYSOVP occurs, switching stops to clamp any overshoot and a 29mA sink current is applied to SYS to pull the voltage down.

Boost Mode Voltage and Current Monitoring

In Boost mode, the RBFET (reverse blocking) and LSFET (low-side switch) FET currents and VBUS voltage are monitored for protection.

1. Soft-Start on VBUS

Boost mode begins with a soft-start to prevent large inrush currents when it is enabled.

2. Output Short Protection for VBUS

Short-circuit protection is provided for VBUS output in Boost mode. To accept different types of load connected to VBUS and OTG adaptation, an accurate constant current regulation control is implemented for Boost mode. In case of a short-circuit on VBUS pin, the Q1 turns off and retries 7 times (Hiccup). If short is not removed after retries, the OTG will be disabled by clearing OTG_CONFIG bit. Also, an INT pulse is sent and the BOOST_FAULT bit is set to 1 in REG0x09. When the host activates the Boost mode again, the BOOST_FAULT bit will be cleared.

3. Output Over-Voltage Protection for VBUS

In Boost mode, converter stops switching and exits Boost mode (by clearing OTG_CONFIG bit) if VBUS voltage rises above regulation and exceeds the $V_{\text{OTG}_\text{OVP}}$ over-voltage limit (8.45V TYP). An INT pulse is sent and the BOOST_FAULT bit is set to 1.

Thermal Regulation and Shutdown Buck Mode Thermal Protections

Internal junction temperature (T_J) is always monitored to avoid overheating. A limit of +120 °C is considered for maximum IC surface temperature in Buck mode and if T_J intends to exceed this level, the device reduces the charge current to keep maximum temperature limited to +120 °C (thermal regulation mode) and sets the THERM_STAT bit to 1. As expected, the actual charging current is usually lower than programmed value during thermal regulation. Therefore, the safety timer runs at half clock rate and charge termination is disabled during thermal regulation.

If the junction temperature exceeds T_{SHUT} (+150°C), thermal shutdown protection arises in which the converter is turned off, CHRG_FAULT[1:0] bits are set to 0b10 in the fault register and an INT pulse is sent.

When the device recovers and T_J falls below the hysteresis band of T_{SHUT_HYS} (30°C under T_{SHUT}), the converter resumes automatically.

Boost Mode Thermal Protections

Similar to Buck mode, T_J is monitored in Boost mode for thermal shutdown protection. If junction temperature exceeds T_{SHUT} (+150 °C), the Boost mode will be disabled (OTG_CONFIG bit clears). If T_J falls below the hysteresis band of T_{SHUT_HYS} (30°C under T_{SHUT}), the Boost can recover again by re-enabling OTG_CONFIG bit by host.

Battery Protections

Battery Over-Voltage Protection (BATOVP)

The over-voltage limit for the battery is 4% above the battery regulation voltage setting. In case of a BATOVP, charging or external direct charging stops right away, the BAT_FAULT bit is set to 1 and an INT pulse is sent.

Battery Over-Discharge Protection

If battery discharges too much and V_{BAT} falls below the depletion level ($V_{BAT_DPL_FALL}$), the device turns off BATFET to protect battery. This protection is latched and is not recovered until an input source is connected to the VBUS pin. In such condition, the battery will start charging with the small I_{SHORT} current (60mA TYP) first as long as $V_{BAT} < V_{SHORTZ}$. When battery voltage is increased and $V_{SHORTZ} < V_{BAT} < V_{BATLOW}$, the charge current will increase to the pre-charge current level programmed in the IPRECHG[3:0] register.

Battery Over-Current Protection for System

The BATFET will latch off, if its current limit is exceeded due to a short or large overload on the system ($I_{BAT} > I_{BATFET_OCP}$). To reset this latch off and enable BATFET, the "Exit Ship Mode" procedure must be followed.



I²C Serial Interface and Data Communication

Standard I²C interface is used to program SGM41542S parameters and get status reports. I²C is the well-known 2-wire serial communication interface that can connect one (or more) master device(s) to some slave devices for two-way communication. The bus lines are named serial data (SDA) and serial clock (SCL). The device that initiates a data transfer is a master. A master generates the SCL signal. Slave devices have unique addresses to identify. A master is typically a micro controller or a digital signal processor.

The SGM41542S operates as a slave device that address is 0x6B (6BH). It has 29 8-bit registers, numbered from REG0x00 to REG0x1C. A register read beyond REG0x0F returns 0xFF.

Physical Layer

The standard I²C interface of SGM41542S supports standard mode and fast mode communication speeds. The frequency of standard mode is up to 100kbits/s, while the fast mode is up to 400kbits/s. Bus lines are pulled high by weak current source or pull-up resistors and in logic high state with no clocking when the bus is free. The SDA pin is open-drain.

I²C Data Communication START and STOP Conditions

A transaction is started through taking control of the bus by master if the bus is free. The transaction is terminated by releasing the bus when the data transfer job is done as shown in Figure 12. All transactions are started by master which applies a START condition on the bus lines to take over the bus and exchange data. At the end, the master terminates the transaction by applying one (or more) STOP condition. START condition is generated by master when SCL is high and a high to low transition on the SDA. Similarly, a STOP is defined when SCL is high and SDA goes from low to high. START and STOP are always generated by a master. After a START and before a STOP the bus is considered busy.




Figure 12. I²C Bus in START and STOP Conditions

Data Bit Transmission and Validity

The data bit (high or low) must remain stable on the SDA line during the high period of the clock. The state of the SDA can only change when the clock (SCL) is low. For each data bit transmission, one clock pulse is generated by master. Bit transfer in I²C is shown in Figure 13.




Figure 13. I²C Bus Bit Transfer

Byte Format

Data is transmitted in 8-bit packets (one byte at a time). The number of bytes in one transaction is not limited. In each packet, the 8 bits are sent successively with the Most Significant Bit (MSB) first. An acknowledge (or not-acknowledge) bit must come after the 8 data bits. This bit informs the transmitter whether the receiver is ready to proceed for the next byte or not. Figure 14 shows the byte transfer process with I²C interface.

Acknowledge (ACK) and Not Acknowledge (NCK)

After transmission of each byte by transmitter, an acknowledge bit is replied by the receiver as the ninth bit. With the acknowledge bit, the receiver informs the transmitter that the byte is received, and another byte is expected or can be sent (ACK) or it is not expected (NCK = not ACK). Clock (SCL) is always generated by master, including the acknowledge clock pulse, no matter who is acting as transmitter or receiver. SDA line is released for receiver control during the acknowledge clock pulse. And the receiver can pull the SDA line low as ACK (reply a 0 bit) or let it be high as NCK during the SCL high pulse. After that, the master can either apply a STOP (P) condition to end the transaction or send a new START (S) condition to start a new transfer (called repeated start). For example, when master wants to read a register in slave, one start is needed to send the slave address and register address, and then, without a STOP condition, another start is sent by master to initiate the receiving transaction from slave. Master then sends the STOP condition and releases the bus.

Data Direction Bit and Addressing Slaves

The first byte sent by master after the START is always the target slave address (7 bits) and the eighth data-direction bit (R/\overline{W}). R/\overline{W} bit is 0 for a WRITE transaction and 1 for READ (when master is asking for data). Data direction is the same for all next bytes of the transaction. To reverse it, a new START or repeated START condition must be sent by master (STOP will end the transaction). Usually the second byte is a WRITE sending the register address that is supposed to be accessed in the next byte(s). The data transfer transaction is shown in Figure 15.

WRITE: If the master wants to write in the register, the third byte can be written directly as shown in Figure 16 for a single write data transfer. After receiving the ACK, master may issue

a STOP condition to end the transaction or send the next register data, which will be written to the next address in a slave as multi-write. A STOP is needed after sending the last data

READ: If the master wants to read a single register (Figure 17), it sends a new START condition along with device address with R/\overline{W} bit = 1. After ACK is received, master reads the SDA line to receive the content of the register. Master replies with NCK to inform slave that no more data is needed (single read) or it can send an ACK to request for sending the next register content (multi-read). This can continue until an NCK is sent by master. A STOP must be sent by master in any case to end the transaction.




Figure 14. Byte Transfer Process





Figure 15. Data Transfer Transaction






Figure 16. A Single Write Transaction




Figure 17. A Single Read Transaction

ACK by

Byte#4 Data Byte from Device

Byte#3 I2C Slave Address Byte

START by

Master

NCK by

Master

STOP by

Master

Data Transactions with Multi-Read or Multi-Write

Multi-read and multi-write are supported by SGM41542S, as explained in Figure 18 and Figure 19. In the multi-write, every new data byte sent by master is written to the next register of the device. A STOP is sent whenever master is done with writing into device registers.

In a multi-read transaction, after receiving the first register data (its address is already written to the slave), the master replies with an ACK to ask the slave to send the next register data. This can continue as much as it is needed by master. Master sends back an NCK after the last received byte and issues a STOP condition.




Figure 18. A Multi-Write Transaction




Figure 19. A Multi-Read Transaction

REGISTER MAPS

All registers are 8-bit and individual bits are named from D[0] (LSB) to D[7] (MSB).

I²C Register Address Map

FUNCTION	STAT	FLAG	MASK	THRESHOLD SETTING	ENABLE
CHARGE	0x08[4:3] 0x09[5:4]	_	_	-	0x01[4]
VREG	0x0A[4]	-	-	0x04[7:1]	-
ICHG	_	_	_	0x02[6:0]	_
IPRECHG	-	_	_	0x03[7:4]	-
IPRECHG_2X	_	_	_	_	0x10[3]
ITERM	-	_	_	0x03[3:0]	0x05[7]
ITERM_2X	_	_	_	_	0x10[4]
ITERM TIMER	-	_	-	0x10[5]	_
ISHORT	-	_	_	0x0F[4]	_
VRECHG	-	_	-	0x11[1:0]	_
BATLOWV	_	_	_	0x11[7:6]	_
IR COMP	-	-	-	0x1A[7:4]	0x1A[7:4]
IR COMP VCLAMP	-	_	_	0x1A[3:0]	_
CHG_TIMER	0x09[5:4]	-	-	0x05[2]	0x05[3]
TOPOFF_TIMER	0x0A[3]	_	_	0x11[3:2]	0x11[3:2]
TMR2X	-	-	_	-	0x07[6]
VINDPM	0x0A[6]	_	0x0A[1]	0x06[3:0] 0x0F[1:0]	_
VDPM_BAT_TRACK	-	_	_	0x07[1:0]	0x07[1:0]
IINDPM	0x0A[5]	_	0x0A[0]	0x00[5:0]	_
EXT_ILIM	-	-	-	-	0x06[7]
VBUS	0x08[7:5] 0x0A[7]	_	_	_	_
PG	0x08[2]	_	_	_	_
IINDET	_	_	_	_	0x07[7]
BC1.2	_	_	_	_	0x12[2]
INPUT_DET_DONE	0x0E[7]	0x0E[7]	_	_	_
EN_ICHG_MON	_	_	_	_	0x00[7:6]
STAT_SET	_	_	_	0x0F[3:2]	0x00[7:6]
SYS_MIN	0x08[0]	_	_	0x01[3:1]	-
HIZ MODE	_	_	_	_	0x12[3]
WATCHDOG	0x09[7]	_	_	0x05[5:4]	0x05[5:4]
WD_RST	_	_	_	_	0x01[6]
OTG	0x08[7:5]	_	-	0x06[6:4]	0x01[5]
MIN_BAT_SEL	-	-	-	0x01[0]	_
BOOST_LIM	-	_	-	0x10[2:0]	_
OTG_FREQ	_	-	-	0x12[1]	_
BATFET	-	-	-	0x07[3]	0x07[5]
BATFET_RST	_	_	-	-	0x07[2]
BATFET_OCP	-	_	_	0x12[7:6]	-
BATFET_OCP_DEG	_	_	_	0x12[5:4]	_
SHIPMODE TIMER	-	-	_	0x0F[5]	-
PFM	_	_	_	_	0x01[7]
PUMPX	-	-	-	0x0D[6] 0x0D[5]	0x0D[7]
DP_VSET	-	-	_	0x1B[6:5]	0x1C[2]
DM_VSET	-	_	_	0x1B[4:3]	0x1C[2]

SGM41542S

High Input Voltage, 5A Single-Cell Battery Charger with NVDC Power Path Management

FUNCTION	STAT	FLAG	MASK	THRESHOLD SETTING	ENABLE
JEITA	0x09[2:0]	ı	_	_	0x0D[0]
JEITA_VT2	-	-	-	0x0C[3:2]	1
JEITA_VT3	_	_	_	0x0C[1:0]	_
JEITA_VSET_L	-	ı	-	0x0C[7]	1
JEITA_VSET_H	_	_	_	0x07[4]	1
JEITA_ISET_L	-	ı	-	0x05[0]	0x0C[6]
JEITA_ISET_H	_	ı	_	0x0C[5:4]	-
TREG	0x08[1]	-	-	0x05[1]	-
TSHUT	0x09[5:4]	_	_	_	_
BUS OVP	0x0A[2] 0x09[5:4]	ı	-	0x10[7:6]	-
BAT OVP	0x09[3]	_	_	_	_
BOOST FAULT	0x09[6]	_	-	-	-
TSD_DISFET	_	_	_	_	0x05[6]
CONV_START	-	_	-	-	0x11[5]
CONV_RATE	_	ı	_	0x11[4]	_
IBUS_ADC	-	ı	-	0x18[7:0]	0x19[7]
IBAT_ADC	_	_	_	0x17[7:0]	0x19[6]
VBUS_ADC	-	_	-	0x16[7:0]	0x19[5]
VBAT_ADC	_	ı	_	0x13[7:0]	0x19[4]
VSYS_ADC	-	-	-	0x14[7:0]	0x19[3]
TS_ADC	_	-	_	0x15[7:0]	0x19[2]
REG_RST	-	-	-	_	0x0B[7]
Part ID	_	_	_	0x0B[6:3]	_



SGM41542S

REGISTER MAPS (continued)

I²C Slave Address of SGM41542S: 0b1101 011 + W/R

Bit Types:

R/W: Read/Write bit(s)
R: Read only bit(s)

n: Parameter code formed by the bits as an unsigned binary number.

REG0x00: Input Current Limit Register [Reset = 0x17]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
D[7:6]	EN_ICHG_MON[1:0]	00	R/W	01 = Enable fo 10 or 11 = Disa These bits turn	llowing charging state (default) llowing STAT_SET[1:0] bits	REG_RST
			IINDPM[5] 1 = 3200mA			
			IINDPM[4] 1 = 1600mA	Input Current Limit Value (n: 6 bits): = 100 + 100n (mA) (n ≤ 32)		
חוביטו	IINIDDM[E-0]	01 0111	R/W	IINDPM[3] 1 = 800mA	Offset: 2400mA (default) Range: 100mA (00 0000) - 3300mA (10 0000) (MAX)	REG_RST
D[5.0]	D[5:0] IINDPM[5:0]			IINDPM[2] 1 = 400mA		
				IINDPM[1] 1 = 200mA	Note: IINDPM[5:0] > 10 0000 (3300mA) is clamped to register value 10 0000 (3300mA).	
				IINDPM[0] 1 = 100mA		



REG0x01: Charger Control 1 Register [Reset = 0x1A]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	PFM_DIS	0	R/W	Enable PFM Mode 0 = Enable (default) 1 = Disable Enable pulse frequency modulation. PFM is normally used to save power at light load by reducing converter switching frequency.	REG_RST
D[6]	WD_RST	0	R/W	I ² C Watchdog Timer Reset 0 = Normal (default) 1 = Reset Watchdog timer reset control bit. Write 1 to this bit to avoid watchdog expiry. WD_RST resets to 0 after watchdog timer reset (expiry).	REG_RST or Watchdog
D[5]	OTG_CONFIG	0	R/W	Enable OTG 0 = OTG disable (default) 1 = OTG enable This bit has priority over charge enable in the CHG_CONFIG.	REG_RST or Watchdog
D[4]	CHG_CONFIG	1	R/W	Enable Battery Charging 0 = Charge disable 1 = Charge enable (default) Charge is enabled when CHG_CONFIG bit is set to 1 and nCE pin is pulled low.	REG_RST or Watchdog
D[3:1]	SYS_MIN[2:0]	101	R/W	Minimum System Voltage 000 = 2.6V 001 = 2.8V 010 = 3V 011 = 3.2V 100 = 3.4V 101 = 3.5V (default) 110 = 3.6V 111 = 3.7V Minimum System Voltage Value. Offset: 2.6V Range: 2.6V (000) - 3.7V (111) Default: 3.5V (101)	REG_RST
D[0]	MIN_BAT_SEL	0	R/W	$\begin{aligned} & \text{Minimum Battery Voltage for OTG Mode} \\ & 0 = 2.95 \text{V }_{\text{BAT}} \text{ falling (default)} \\ & 1 = 2.6 \text{V }_{\text{BAT}} \text{ falling} \\ & \text{Default:} \\ & \text{V}_{\text{BAT}} \text{ falling, V}_{\text{BATLOW_OTG}} = 3 \text{V.} \\ & \text{V}_{\text{BAT}} \text{ rising, V}_{\text{BATLOW_OTG}} = 3.2 \text{V.} \end{aligned}$	REG_RST

REG0x02: Charge Current Limit Register [Reset = 0x22]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
D[7]	Reserved	0	R/W	Reserved		REG_RST
				ICHG[6] 1 = 3840mA		
			ICHG[5] 1 = 1920mA	Fast Charge Current Limit (n: 7 bits): = 60n (mA) (n ≤ 85)		
			ICHG[4] 1 = 960mA	Offset: 0mA		
D[6:0]	D[6:0] ICHG[6:0]	010 0010 R/W	10 R/W	ICHG[3] 1 = 480mA	Range: 0mA (000 0000) - 5100mA (101 0101) Default: 2040mA (010 0010) Note: CHG[6:0] = 000 0000 (0mA) disables charge.	REG_RST or Watchdog
				ICHG[2] 1 = 240mA		
			ICHG[1] 1 = 120mA	ICHG[6:0] > 101 0101 (5100mA) is clamped to register value 101 0101 (5100mA).		
				ICHG[0] 1 = 60mA		

REG0x03: Pre-Charge and Termination Current Limit Register [Reset = 0x22]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
DIZAL IDDECLICION		544	IPRECHG[3] 1 = 480mA	Pre-Charge Current Limit (n: 4 bits): = 60 + 60n (mA) (n ≤ 12) Offset: 60mA Range: 60mA (0000) - 780mA (1100)	REG_RST	
	0010		IPRECHG[2] 1 = 240mA			
D[7.4]	D[7:4] IPRECHG[3:0]	0010	R/W	IPRECHG[1] 1 = 120mA	Default: 180mA (0010) Note: Values above 12D = 1100 (780mA) are clamped to 12D = 1100 (780mA).	or Watchdog
				IPRECHG[0] 1 = 60mA		
				ITERM[3] 1 = 480mA	Termination Current Limit (n: 4 bits): = 60 + 60n (mA) Offset: 60mA Range: 60mA (0000) - 960mA (1111)	REG_RST or Watchdog
D[3:0]	ITERM[3:0]	0010	R/W	ITERM[2] 1 = 240mA		
D[3:0]	HERIVIJS.UJ	0010 1 8/0	17/1/	ITERM[1] 1 = 120mA		
				ITERM[0] 1 = 60mA	Default: 180mA (0010)	

REG0x04: Battery Voltage Limit Register [Reset = 0x8C]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:1]	VREG[6:0]	100 0110	R/W	VREG[6] 1 = 640mV VREG[5] 1 = 320mV VREG[4] 1 = 160mV VREG[3] 1 = 80mV VREG[2] 1 = 40mV VREG[1] 1 = 20mV VREG[1] 1 = 10mV VREG[0] 1 = 10mV	REG_RST or Watchdog
D[0]	Reserved	0	R/W	Reserved	REG_RST or Watchdog

REG0x05: Charger Control 2 Register [Reset = 0x9F]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	EN_TERM	1	R/W	Charging Termination Enable 0 = Disable 1 = Enable (default)	REG_RST or Watchdog
D[6]	EN_TSD_DISFET	0	R/W	At thermal shutdown mode, turn off BATFET, and then hiccup to measure T _J to resume BATFET. 0 = Disable (default) 1 = Enable	REG_RST
D[5:4]	WATCHDOG[1:0]	01	R/W	Watchdog Timer Setting 00 = Disable watchdog timer 01 = 40s (default) 10 = 80s 11 = 160s Expiry time of the watchdog timer if it is not reset.	REG_RST or Watchdog
D[3]	EN_TIMER	1	R/W	Charge Safety Timer Enable 0 = Disable 1 = Enable (default) When it is enabled, the pre-charge and fast charge periods are included in the timing.	REG_RST or Watchdog
D[2]	CHG_TIMER	1	R/W	Charge Safety Timer Setting 0 = 7h 1 = 16h (default)	REG_RST or Watchdog
D[1]	TREG	1	R/W	Thermal Regulation Threshold 0 = 80°C 1 = 120°C (default) For Buck mode.	REG_RST or Watchdog
D[0]	JEITA_ISET_L (0°C - 10°C)	1	R/W	JEITA Charging Current 0 = 50% of I _{CHG} 1 = 20% of I _{CHG} (default) When EN_JEITA_ISET_L = 1.	REG_RST or Watchdog

REG0x06: Charger Control 3 Register [Reset = 0xA6]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
D[7]	EN_ILIM	1	R/W	Enable ILIM P 0 = Disable 1 = Enable (er	in nable ILIM pin) (default)	REG_RST or Watchdog
D[6:4]	BOOSTV[2:0]	010	R/W	Boost Mode V 000 = 4.85V 001 = 5.00V 010 = 5.15V (0 011 = 5.30V 100 = 5.8V 101 = 6.4V 110 = 6.9V 111 = 7.5V	oltage Regulation default)	REG_RST
				VINDPM[3] 1 = 800mV	VINDPM Threshold (n: 4 bits): = Offset + 0.1n (V)	
				VINDPM[2] 1 = 400mV	Offset: 3.9V (VINDPM_OS[1:0] = 0b00, default) Range: 3.9V (0000) - 5.4V (1111) Default: 4.5V (0110)	
D[3:0]	VINDPM[3:0]	0110	R/W	VINDPM[1] 1 =200mV	Offset: 5.9V (VINDPM_OS[1:0] = 0b01) Range: 5.9V (0000) - 7.4V (1111) Offset: 7.5V (VINDPM_OS[1:0] = 0b10)	REG_RST
				VINDPM[0] 1 =100mV	Range: 7.5V (0000) - 9V (1111) Offset: 10.5V (VINDPM_OS[1:0] = 0b11) Range: 10.5V (0000) - 12V (1111)	

REG0x07: Charger Control 4 Register [Reset = 0x4C]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	EN_IINDET	0	R/W	Input Current Limit Detection 0 = Not in input current limit detection (default) 1 = Force input current limit detection when VBUS is present Reload with 0 when input detection is completed.	REG_RST or Watchdog
D[6]	EN_TMR2X	1	R/W	Enable Half Clock Rate Safety Timer 0 = Disable 1 = Safety timer slows down during DPM, JEITA cool, or thermal regulation (default) Slow down by a factor of 2.	REG_RST or Watchdog
D[5]	BATFET_DIS	0	R/W	Disable BATFET 0 = Allow BATFET (Q4) to turn on (default) 1 = Turn off BATFET (Q4) after a t _{SM_DLY} delay time (REG0x07 D[3]) t _{SM_DLY} is typically 12.3 seconds.	REG_RST
D[4]	JEITA_VSET_H (45°C - 60°C)	0	R/W	JEITA Charging Voltage 0 = Set charge voltage to the lower of 4.1V and V _{REG} (default) 1 = Set charge voltage to V _{REG}	REG_RST or Watchdog
D[3]	BATFET_DLY	1	R/W	BATFET Turn Off Delay Control 0 = Turn off BATFET immediately 1 = Turn off BATFET after t _{SM_DLY} (default) BATFET_DIS bit is set.	REG_RST
D[2]	EN_BATFET_RST	1	R/W	Enable BATFET Reset 0 = Disable BATFET reset 1 = Enable BATFET reset (default)	REG_RST or Watchdog
D[1:0]	VDPM_BAT_ TRACK[1:0]	00	R/W	Dynamic VINDPM Tracking $00 = \text{Disable (V}_{\text{INDPM}}$ set by register) (default) $01 = V_{\text{BAT}} + 200\text{mV}$ $10 = V_{\text{BAT}} + 250\text{mV}$ $11 = V_{\text{BAT}} + 300\text{mV}$ Set V_{INDPM} to track V_{BAT} voltage. Actual V_{INDPM} is the larger of VINDPM[3:0] value and this register value.	REG_RST

REG0x08: Charger Status 1 Register [Reset = 0xXX]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:5]	VBUS_STAT[2:0]	xxx	R	VBUS Status Register 000 = No input 001 = USB host SDP 010 = USB CDP (1.5A) 011 = USB DCP (2.4A) 101 = Unknown adaptor (500mA) 110 = Non-standard adaptor (1A/2A/2.1A/2.4A) 111 = OTG Other values are reserved. Current limit value is reported in IINDPM[5:0] register.	N/A
D[4:3]	CHRG_STAT[1:0]	xx	R	Charging Status 00 = Charge disable 01 = Pre-charge (V _{BAT} < V _{BATLOW}) 10 = Fast charging (constant current or voltage) 11 = Charging terminated	N/A
D[2]	PG_STAT	х	R	Input Power Status (VBUS in good voltage range and not poor) 0 = Input power source is not good 1 = Input power source is good	N/A
D[1]	THERM_STAT	х	R	Thermal Regulation Status 0 = Not in thermal regulation 1 = In thermal regulation	N/A
D[0]	VSYS_STAT	х	R	System Voltage Regulation Status 0 = Not in VSYSMIN regulation (V _{BAT} > V _{SYS_MIN}) 1 = In VSYSMIN regulation (V _{BAT} < V _{SYS_MIN})	N/A

REG0x09: Fault Status Register [Reset = 0xXX]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	WATCHDOG_FAULT	х	R	Watchdog Fault Status 0 = Normal (no fault) 1 = Watchdog timer expired	N/A
D[6]	BOOST_FAULT	х	R	Boost Mode Fault Status 0 = Normal 1 = VBUS is overloaded in OTG, or VBUS OVP, or battery voltage is too low (any condition that prevents Boost starting)	N/A
D[5:4]	CHRG_FAULT[1:0]	xx	R	Charging Fault Status 00 = Normal 01 = Input fault (VBUS OVP or V _{BAT} < V _{VBUS} < 3.8V) 10 = Thermal shutdown 11 = Charge safety timer expired	N/A
D[3]	BAT_FAULT	х	R	Battery Fault Status 0 = Normal 1 = Battery over-voltage (BATOVP)	N/A
D[2:0]	NTC_FAULT[2:0]	xxx	R	JEITA Condition Based on Battery NTC Temperature Measurement 000 = Normal 010 = Warm (Buck mode only) 011 = Cool (Buck mode only) 101 = Cold 110 = Hot NTC fault bits are updated in real-time and do not need a read to reset.	N/A

REG0x0A: Charger Status 2 Register [Reset = 0xXX]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	VBUS_GD	х	R	Good Input Source Detected 0 = A good VBUS is not attached 1 = A good VBUS is attached	N/A
D[6]	VINDPM_STAT	х	R	Input Voltage Regulation (Dynamic Power Management) 0 = Not in VINDPM 1 = In VINDPM	N/A
D[5]	IINDPM_STAT	х	R	Input Current Regulation (Dynamic Power Management) 0 = Not in IINDPM 1 = In IINDPM	N/A
D[4]	CV_STAT	x	R	CV Mode Status Indicator 0 = VBAT is lower than VREG 1 = VBAT approaches to VREG	N/A
D[3]	TOPOFF_ACTIVE	х	R	Active Top-Off Timer Counting Status 0 = Top-off timer is not counting 1 = Top-off timer is counting	N/A
D[2]	ACOV_STAT	x	R	Input Over-Voltage Status (AC adaptor is the input source) 0 = No over-voltage (no ACOV) 1 = Over-voltage is detected (ACOV)	N/A
D[1]	VINDPM_INT_MASK	0	R/W	VINDPM Event Detection Interrupt Mask 0 = Allow VINDPM to send INT pulse (default) 1 = Mask VINDPM INT pulse	REG_RST
D[0]	IINDPM_INT_MASK	0	R/W	IINDPM Event Detection Mask 0 = Allow IINDPM to send INT pulse (default) 1 = Mask IINDPM INT pulse	REG_RST

REG0x0B: Part Information Register [Reset = 0x5X]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	REG_RST	0	R/W	Register Reset 0 = No effect (keep current register settings) (default) 1 = Reset R/W bits of all registers to the default and reset safety timer (it also resets itself to 0 after register reset is completed.)	REG_RST
D[6:3]	PN[3:0]	1010	R	Part ID 1010 = SGM41542S	N/A
D[2]	SGMPART	1	R		N/A
D[1:0]	DEV_REV[1:0]	xx	R	Revision	N/A

REG0x0C: Charger Control 5 Register [Reset = 0x75]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	JEITA_VSET_L (0°C - 10°C)	0	R/W	JEITA Charging Voltage 0 = Set charge voltage to V _{REG} (default) 1 = Set charge voltage to the lower of 4.1V and V _{REG}	REG_RST or Watchdog
D[6]	EN_JEITA_ISET_L (0°C - 10°C)	1	R/W	Charge Enable during Cool Temperature 0 = Disable 1 = Enable (default)	
D[5:4]	JEITA_ISET_H[1:0] (45°C - 60°C)	11	R/W	Charge Current Setting during Warm Temperature $00 = 0\%$ of I_{CHG} $01 = 20\%$ of I_{CHG} $10 = 50\%$ of I_{CHG} $11 = 100\%$ of I_{CHG} (default) In warm condition, the safety timer does not become 2X.	REG_RST or Watchdog
D[3:2]	JEITA_VT2[1:0]	01	R/W	JEITA Cool Threshold Setting $00 = V_{T2} = 70.75\%$ (5.5°C) $01 = V_{T2} = 68.25\%$ (10°C) (default) $10 = V_{T2} = 65.25\%$ (15°C) $11 = V_{T2} = 62.25\%$ (20°C)	REG_RST or Watchdog
D[1:0]	JEITA_VT3[1:0]	01	R/W	JEITA Warm Threshold Setting $00 = V_{T3} = 48.25\%$ (40°C) $01 = V_{T3} = 44.75\%$ (45°C) (default) $10 = V_{T3} = 40.75\%$ (50.5°C) $11 = V_{T3} = 37.75\%$ (54.5°C)	REG_RST or Watchdog

REG0x0D: Charger Control 6 Register [Reset = 0x01]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	EN_PUMPX	0	R/W	Current Pulse Control Enable 0 = Disable (default) 1 = Enable (PUMPX_UP and PUMPX_DN)	REG_RST or Watchdog
D[6]	PUMPX_UP	0	R/W	Current Pulse Control Voltage Up Enable 0 = Disable (default) 1 = Enable This bit is can only be set when EN_PUMPX bit is set and returns to 0 after current pulse control sequence is completed.	
D[5]	PUMPX_DN	0	R/W	Current Pulse Control Voltage Down Enable 0 = Disable (default) 1 = Enable This bit is can only be set when EN_PUMPX bit is set and returns to 0 after current pulse control sequence is completed.	REG_RST or Watchdog
D[4:1]	Reserved	0000	R/W	Reserved	REG_RST or Watchdog
D[0]	JEITA_SET	1	R/W	JEITA Enable 0 = Disable 1 = Enable (default)	REG_RST or Watchdog

REG0x0E: Charger Flag Register [Reset = 0xXX]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	INPUT_DET_DONE	x	R	VBUS Input Detection Done Flag 0 = Normal 1 = Detection done DPDM detection done flag after VBUS plug-in or set EN_IINDET = 1.	N/A
D[6:0]	Reserved	xxx xxxx	R	Reserved	N/A

REG0x0F: Charger Control 7 Register [Reset = 0x20]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	Reserved	00	R/W	Reserved	REG_RST or Watchdog
D[5]	tSHIPMODE	1	R/W	nQON Negative Pulse Low Pulse Width to Turn on BATFET and Exit Ship Mode 0 = 100ms 1 = 1s (default)	REG_RST
D[4]	ISHORT_SET	0	R/W	Trickle Charge Current Setting 0 = 60mA (default) 1 = 120mA	REG_RST or Watchdog
D[3:2]	STAT_SET[1:0]	00	R/W	STAT Pin Output Setting 00 = LED off (HIZ) (default) 01 = LED on (low) 10 = LED blinking 1s on 1s off 11 = LED blinking 1s on 3s off This bits only takes effect when EN_ICHG_MON[1:0] = 0b01.	REG_RST or Watchdog
D[1:0]	VINDPM_OS[1:0]	00	R/W	VINDPM Offset 00 = 3.9V (default) 01 = 5.9V 10 = 7.5V 11 = 10.5V	REG_RST

REG0x10: Charger Control 8 Register [Reset = 0xDA]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	OVP[1:0]	11	R/W	VBUS Pin OVP Threshold 00 = 5.5V 01 = 6.5V (5V input) 10 = 10.5V (9V input) 11 = 14V (12V input) (default) OVP threshold for input supply.	REG_RST
D[5]	ITERM_TIMER	0	R/W	ITERM Deglitch Timer Setting 0 = 230ms (default) 1 = 16ms	REG_RST or Watchdog
D[4]	ITERM_SEL	1	R/W	ITERM Range Select in Charge Mode 0 = ITERM[3:0] × 2 1 = ITERM[3:0] (default)	REG_RST or Watchdog
D[3]	IPRECHG_SEL	1	R/W	Pre-Charge Range Select in Charge Mode 0 = IPRECHG[3:0] × 2 1 = IPRECHG[3:0] (default)	REG_RST or Watchdog
D[2:0]	BOOST_LIM[2:0]	010	R/W	Boost Mode Current Limit 000 = 0.5A 001 = 1A 010 = 1.2A (default) 011 = 1.5A 100 = 2A 101 = 2.5A 110 = 3A 111 = 3.2A	REG_RST or Watchdog

REG0x11: Charger Control 9 Register [Reset = 0x80]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	BATLOWV[1:0]	10	R/W	Battery Pre-Charge to Fast Charge Threshold $00 = 2.8V$ $01 = 3.0V$ $10/11 = 3.15V (default)$	
D[5]	CONV_START	0	R/W	ADC Conversion Start Control 0 = ADC conversion not active (default) 1 = Start ADC conversion This bit is read-only when CONV_RATE = 1. The bit stays high during ADC conversion.	
D[4]	CONV_RATE	0	R/W	ADC Conversion Rate Selection 0 = One-shot ADC conversion (default) 1 = Start 1s continuous conversion When set 0, which ADC conversion is active depends on REG0x19. When set 1, all ADC conversions are active.	REG_RST or Watchdog
D[3:2]	TOPOFF_TIMER[1:0]	00	R/W	Top-Off Timer 00 = Disabled (default) 01 = 15 minutes 10 = 30 minutes // 11 = 45 minutes The charge extension time is added after the termination condition is detected. If disabled, charging terminates as soon as termination conditions are met.	
D[1:0]	VRECHG[1:0]	00	R/W	Battery Recharge Threshold 00 = 100mV below VREG[6:0] (default) 01 = 200mV below VREG[6:0] 10 = 300mV below VREG[6:0] 11 = 600mV below VREG[6:0] A recharge cycle will start if a fully charged battery voltage drops below VREG - VRECHG settings.	REG_RST or Watchdog

REG0x12: Charger Control 10 Register [Reset = 0x04]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:6]	IBATOCP[1:0]	00	R/W	BATFET OCP 00 = 6A (default) 01 = 8A 10 = 10A 11 = 12A	REG_RST or Watchdog
D[5:4]	IBATOCP_TIME[1:0]	00	R/W	BATFET OCP Deglitch Time 00 = 128µs (default) 01 = 256µs 10 = 1ms 11 = 2ms	REG_RST or Watchdog
D[3]	EN_HIZ	0	R/W	Enable HIZ Mode 0 = Disable (default) 1 = Enable In HIZ mode, the VBUS pin is effectively disconnected from internal circuit. Some leakage current may exist.	REG_RST or Watchdog
D[2]	BC1.2	1	R/W	BC1.2 Auto Detection 0 = Disable 1 = Enable (default)	REG_RST or Watchdog
D[1]	OTGF	0	R/W	Frequency Select in Boost Mode 0 = 500kHz (default) 1 = 1.5MHz	REG_RST or Watchdog
D[0]	Reserved	0	R/W	Reserved	REG_RST or Watchdog

REG0x13: VBAT_ADC Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
D[7:0]	BATV[7:0]	0000 0000	R	BATV[7] 1 = 1405.44mV BATV[6] 1 = 702.72mV BATV[5] 1 = 351.36mV BATV[4] 1 = 175.68mV BATV[3] 1 = 87.84mV BATV[2] 1 = 43.92mV BATV[1] 1 = 21.96mV BATV[0] 1 = 10.98mV	ADC Conversion of Battery Voltage (V _{BAT}) Offset: 2.304V Range: 2.304V (0000 0000) - 4.851V (1110 1000) Default: 2.304V (0000 0000) 1110 1001 - 1111 1111 = Reserved	N/A

REG0x14 VSYS_ADC Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
D[7:0]	SYSV[7:0]	0000	R	SYSV[7] 1 = 1405.44mV SYSV[6] 1 = 702.72mV SYSV[5] 1 = 351.36mV SYSV[4] 1 = 175.68mV SYSV[3] 1 = 87.84mV SYSV[2] 1 = 43.92mV SYSV[1] 1 = 21.96mV SYSV[0] 1 = 10.98mV	ADC Conversion of System Voltage (V _{SYS}) Offset: 2.304V Range: 2.304V (0000 0000) - 4.851V (1110 1000) Default: 2.304V (0000 0000) 1110 1001 - 1111 1111 = Reserved	N/A

REG0x15: TS_ADC Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
D[7:0]	TSPCT[7:0]	0000 0000	R	TSPCT[7] 1 = 60.273% TSPCT[6] 1 = 34.752% TSPCT[5] 1 = 17.376% TSPCT[4] 1 = 8.688% TSPCT[3] 1 = 4.344% TSPCT[2] 1 = 2.172% TSPCT[1] 1 = 1.086 % TSPCT[0] 1 = 0.543%	ADC Conversion of TS Voltage (TS) as Percentage of REGN Offset: 21% Range: 21% (0000 0000) - 81.273% (0110 1111) Default: 21% (0000 0000) 0111 0000 - 1111 1111 = Reserved	N/A

REG0x16: VBUS_ADC Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	RESET BY
D[7:0]	VBUSV[7:0]	0000 0000	R	VBUSV[7] 1 = 6400mV VBUSV[6] 1 = 3200mV VBUSV[5] 1 = 1600mV VBUSV[4] 1 = 800mV VBUSV[3] 1 = 400mV VBUSV[2] 1 = 200mV VBUSV[1] 1 = 100mV VBUSV[0]	ADC Conversion of VBUS Voltage (V _{VBUS}) Offset: 2.6V Range: 2.6V (0000 0000) - 15.35V (1111 1111) Default: 2.6V (0000 0000)	RESET BY

REG0x17: IBAT_ADC Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE		DESCRIPTION	
D[7:0]	ICHGR[7:0]	0000 0000	R	ICHGR[7] 1 = 3212.8mA ICHGR[6] 1 = 1606.4mA ICHGR[5] 1 = 803.2mA ICHGR[4] 1 = 401.6mA ICHGR[3] 1 = 200.8mA ICHGR[2] 1 = 100.4mA ICHGR[1] 1 = 50.2mA ICHGR[0] 1 = 25.1mA	ADC Conversion of Charge Current (I _{BAT}) when V _{BAT} > V _{SHORTZ} Offset: 0mA Range: 0mA (0000 0000) - 6400mA (1111 1111) Default: 0mA (0000 0000) Note: This register returns 0000 0000 for V _{BAT} < V _{SHORT}	N/A

REG0x18: IBUS_ADC Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE		RESET BY	
D[7:0]	IBUSR[7:0]	0000	R	IBUSR[7] 1 = 3212.8mA IBUSR[6] 1 = 1606.4mA IBUSR[5] 1 = 803.2mA IBUSR[4] 1 = 401.6mA IBUSR[3] 1 = 200.8mA IBUSR[2] 1 = 100.4mA IBUSR[1] 1 = 50.2mA IBUSR[0] 1 = 25.1mA	ADC Conversion of Input Current (I _{VBUS}) Offset: 0mA Range: 0mA (0000 0000) - 3313mA (1000 0100) Default: 0mA (0000 0000) 1000 0101 - 1111 1111 = Reserved	N/A

REG0x19: ADC_Function_Disable [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	IBUS_ADC_DIS	0	R/W	IBUS ADC Control 0 = Enable (default) 1 = Disable	REG_RST
D[6]	IBAT_ADC_DIS	0	R/W	IBAT ADC Control 0 = Enable (default) 1 = Disable	REG_RST
D[5]	VBUS_ADC_DIS	0	R/W	VBUS ADC Control 0 = Enable (default) 1 = Disable	REG_RST
D[4]	VBAT_ADC_DIS	0	R/W	VBAT ADC Control 0 = Enable (default) 1 = Disable	REG_RST
D[3]	VSYS_ADC_DIS	0	R/W	VSYS ADC Control 0 = Enable (default) 1 = Disable	REG_RST
D[2]	TS_ADC_DIS	0	R/W	TS ADC Control 0 = Enable (default) 1 = Disable	REG_RST
D[1:0]	Reserved	00	R/W	Reserved	REG_RST or Watchdog

REG0x1A: IR Compensation [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:4]	BAT_COMP[3:0]	0000	R/W	IR Compensation Resistor Setting Range: $0m\Omega$ - $150m\Omega$ Default: 0Ω (0000) (i.e. Disable IRComp) Step = $10m\Omega$	REG_RST or Watchdog
D[3:0]	VCLAMP[3:0]	0000	R/W	IR Compensation Voltage Clamp above VREG (REG0x04[7:1]) Offset: 0mV Range: 0mV - 225mV Default: 0mV (0000) Step = 15mV	REG_RST or Watchdog

REG0x1B: DPDM_CTRL1 Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7]	Reserved	0	R/W	Reserved	REG_RST or Watchdog or EN_DPDM
D[6:5]	DP_VSET[1:0]	00	R/W	D+ Output Voltage Setting 00 = HIZ (default) 01 = 0V 10 = 0.6V 11 = 3.3V When the input source is plugged in or plugged out, the register bits are reset to the default values, and can be changed after D+/D-detection is completed.	REG_RST or Watchdog or EN_DPDM
D[4:3]	DM_VSET[1:0]	00	R/W	D- Output Voltage Setting 00 = HIZ (default) 01 = 0V 10 = 0.6V 11 = 3.3V When the input source is plugged in or plugged out, the register bits are reset to the default values, and can be changed after D+/D-detection is completed.	REG_RST or Watchdog or EN_DPDM
D[2:0]	Reserved	000	R/W	Reserved	REG_RST or Watchdog or EN_DPDM

REG0x1C: DPDM_CTRL2 Register [Reset = 0x00]

BITS	BIT NAME	DEFAULT	TYPE	DESCRIPTION	RESET BY
D[7:3]	Reserved	0 0000	R/W	Reserved	REG_RST or Watchdog or EN_DPDM
D[2]	EN_DPDM	0	R/W	DPDM Enable Bit 0 = Disabled (default) 1 = Enabled When EN_DPDM = 0, REG0x1B[7:0], REG0x1C[7:3], and REG0x1C[1:0] bits are reset to their default value and can be read-only.	REG_RST or Watchdog or Adaptor Plug In or Out
D[1:0]	Reserved	00	R	Reserved	REG_RST or Watchdog or EN_DPDM

APPLICATION INFORMATION

The SGM41542S is typically used as a charger with power path management in smart phones, tablets and other portable devices. In the design, it comes along with a host controller (a processor with I^2C interface) and a single-cell Li-lon or Li-polymer battery.

Detailed Design Procedure Inductor Design

Small energy storage elements (inductor and capacitor) can be used since the high frequency (1.5MHz) switching converter is used in the SGM41542S. Inductor should tolerate current which is higher than the maximum charge current (I_{CHG}) plus half the inductor peak to peak ripple current (ΔI) without saturation:

$$I_{SAT} > I_{CHG} + \frac{\Delta I}{2} \tag{4}$$

The inductor ripple current is determined by the input voltage (V_{VBUS}), duty cycle (D = V_{BAT}/V_{VBUS}), switching frequency (f_S = 1.5MHz) and the inductance (L). In CCM:

$$\Delta I = \frac{V_{VBUS} \times D \times (1 - D)}{f_{s} \times L}$$
 (5)

Inductor ripple current is maximum when D \approx 0.5. If the input voltage range (V_{VBUS}) is limited higher, D values can be considered.

In the practical designs, inductor peak to peak current ripple is selected in a range from 20% to 40% of the maximum DC current $\Delta I = (0.2 \sim 0.4) \times I_{CHG}$ for a good trade-off between inductor size and efficiency. Selecting the higher ripple allows choosing of smaller inductance.

For each application, V_{VBUS} and I_{CHG} are known, so L can be calculated from (5) and current rating of the inductor can be selected from (4). Choose an inductor that has small DCR and core losses at 1.5MHz to have high efficiency and cool operation at full load.

Input Capacitor Design

Select low ESR ceramic input capacitor (X7R or X5R) with sufficient voltage and RMS ripple current rating for decoupling of the input switching ripple current (I_{CIN}). The RMS ripple current in the worst case is around the $I_{CHG}/2$ when D \approx 0.5. If

the converter does not operate at D \approx 50%, in the worst case, the capacitor RMS current can be estimated from (6) in which D is the closest operating duty cycle to 0.5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
 (6)

For SGM41542S, place C_{IN} across PMID and GND pins close to the chip. Voltage rating of the capacitor must be at least 25% higher than the normal input voltage to minimize voltage derating. A rating of 25V or higher is preferred for a 15V input voltage. For a 13.5V input voltage, the preferred rating is 25V or higher.

A C_{IN} = 22 μ F is suggested.

Output Capacitor Design

The output capacitance (on the system) must have enough RMS (ripple) current rating to carry the inductor switching ripple and provide enough energy for system transient current demands. I_{COUT} (I_{COUT} RMS current) can be calculated by:

$$I_{\text{COUT}} = \frac{I_{\text{RIPPLE}}}{2 \times \sqrt{3}} \approx 0.29 \times I_{\text{RIPPLE}}$$
 (7)

And the output voltage ripple can be calculated by:

$$\Delta V_{O} = \frac{V_{OUT}}{8LC_{OUT}f_{S}^{2}} \left(1 - \frac{V_{OUT}}{V_{VBUS}} \right)$$
 (8)

Increasing L or C_{OUT} (the LC filter) can reduce the ripple.

The internal loop compensation of the device is optimized for > $22\mu F$ ceramic output capacitor. 10V, X7R (or X5R) ceramic capacitors are recommended for the output.

Input Power Supply Considerations

To power the system from the SGM41542S, either an input power source with a voltage range from 3.9V to 13.5V and at least 100mA current rating should power VBUS, or a single-cell Li-lon battery with voltage higher than $V_{\text{BAT_UVLOZ}}$ should be connected to BAT pin of the device. The input source must have enough current rating to allow maximum power delivery through charger (Buck converter) to the system.

APPLICATION INFORMATION (continued)

Layout Guidelines

The switching node (SW) creates very high frequency noises, which are several times higher than f_{SW} (1.5MHz) due to sharp rise and fall of the voltage and current in the switches. To reduce the ringing issues and noise generation, it is important to design a proper layout for minimizing the current path impedance and loop area. A graphical guideline for the current loops and their frequency content is provided in Figure 20. The following considerations can help to make a better layout.

- 1. Place the input capacitor between PMID and GND pins as close as possible to the chip with the shortest copper connections (avoid vias). Choose the smallest capacitor size.
- 2. Connect one pin of the inductor as close as possible to the SW pin of the device and minimize the copper area connected to the SW node to reduce capacitive coupling from SW area to nearby signal traces. This decreases the noise induced through parasitic stray capacitances and displacement currents to other conductors. SW connection should be wide enough to carry the charging current. Keep other signals and traces away from SW if possible.
- 3. Place output capacitor GND pin as close as possible to the GND pin of the device and the GND pin of input capacitor C_{IN} .

It is better to avoid using vias for these connections and keep the high frequency current paths short enough and on the same layer. A GND copper layer under the component layer helps to reduce noise emissions. Note that the DC current and AC current paths are in the layout and keep them short and decoupled as much as possible.

- 4. For analog signals, it is better to use a separate analog ground (AGND) branched only at one point from GND pin. To avoid high current flow through the AGND path, it should be connected to GND only at one point (preferably the GND pin).
- 5. Place decoupling capacitors close to the IC pins with the shortest copper connections.
- 6. Solder the exposed thermal pad of the package to the PCB ground planes. Ensure that there are enough thermal vias directly under the IC, connecting to the ground plane on the other layers for better heat dissipation and cooling of the device.
- 7. Select proper sizes for the vias and ensure that enough copper is available to carry the current for the given current path. Vias usually have some considerable parasitic inductance and resistance.





Figure 20. The Paths and Loops Carrying High Frequency, DC Currents and Very High Frequency (for Layout Design Consideration)

REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

JULY 2025 - REV.A to REV.A.1	Page
Updated Recommended Operating Conditions section	3
Updated Electrical Characteristics section	
Updated Typical Performance Characteristics section	14
Updated Typical Application Circuit section	
Updated Detailed Description section	
Changes from Original to REV.A (MAY 2025)	Page
Changed from product preview to production data	All

PACKAGE OUTLINE DIMENSIONS TQFN-4×4-24L




TOP VIEW




SIDE VIEW





BOTTOM VIEW



RECOMMENDED LAND PATTERN (Unit: mm)


Cumbal	Dii	mensions In Millimete	ers				
Symbol	MIN	NOM	MAX				
Α	0.700	-	0.800				
A1	0.000	-	0.050				
A2		0.203 REF					
b	0.180	-	0.300				
D	3.900	-	4.100				
E	3.900	-	4.100				
D1	2.600	-	2.800				
E1	2.600	-	2.800				
е	0.500 BSC						
k	0.200 MIN						
L	0.300	-	0.500				
eee		0.080					

NOTE: This drawing is subject to change without notice.




TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS




DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-4×4-24L	13″	12.4	4.30	4.30	1.10	4.0	8.0	2.0	12.0	Q2

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13"	386	280	370	5	בטטטטב