



SGM90110H

3-Series to 10-Series High Accuracy Battery Monitor and Protector

GENERAL DESCRIPTION

The SGM90110H is an analog front end (AFE) which is specified for general purpose monitoring and protecting of stacked Li-Ion, Li-polymer, and LiFePO4 batteries. The device can monitor 3-cell to 10-cell battery packs.

The device features autonomous and host controlled cell-balancing capabilities. Additionally, software configurable primary and secondary protections are built into this device.

The SGM90110H has an on-chip charging, supports low-side FET drivers, and includes a 100kHz I²C standard communication interface.

The SGM90110H is available in a Green TSSOP-30 package.

APPLICATIONS

Battery Pack Management

E-Bike and E-Scooter

Battery Powered Electric Tools and Garden Tools

Unmanned Aerial Vehicle

Industrial Power Storage Battery Pack

FEATURES

- **Monitor 3-Series to 10-Series Cells**
- **Integrated Secondary Chemical Fuse Drive Protection**
- **Two Independent ADCs**
- **High Accuracy Coulomb Counter with ± 2 LSB (TYP) Input Offset Error**
- **High Accuracy Cell Voltage Measurement ± 2.5 mV (TYP)**
- **Support Simultaneous Current and Voltage Sampling**
- **Multiple Working Modes**
- **Support Temperature Sensing Using Internal Sensor and Up to 3 External Thermistors**
- **Tolerant of Random Cell Attach Sequence on Production Line**
- **Programmable LDO for External System Power**
- **Available in a Green TSSOP-30 Package**

SGM90110H

3-Series to 10-Series High Accuracy Battery Monitor and Protector


PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM90110H	TSSOP-30	-40°C to +85°C	SGM90110HYTS30G/TR	SGM90110H YTS30 XXXXX	Tape and Reel, 4000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

XXXXX



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

SGM90110H

ABSOLUTE MAXIMUM RATINGS

VC(n) - VC(n-1)	-0.3V to 80V
Supply Voltage, V _{BAT}	-0.3V to 80V
Cell Input Pins Voltage	-0.3V to 80V
SRN, SRP Input Voltage	-0.3V to 1.98V
SCL, SDA Input Voltage	-0.3V to V _{REGOUT}
REGSRC Input Voltage	-0.3V to 80V
REGOUT, ALERT Output Voltage	-0.3V to 6.6V
DSG Output Voltage	-0.3V to 20V
CHG Output Voltage	-0.3V to V _{CHGCLAMP}
Cell Balancing Current (Per Cell), I _{CB}	50mA
Package Thermal Resistance	
TSSOP-30, θ _{JA}	59.8°C/W
TSSOP-30, θ _{JB}	32.6°C/W
TSSOP-30, θ _{JC}	17.1°C/W
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility ⁽¹⁾⁽²⁾	
HBM	±1500V
CDM	±1000V

NOTES:

1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V _{BAT}	6V to 72V
Cell Input Pins Voltage	0V to 6.55V
SRP - SRN Input Voltage	-200mV to 200mV
SCL, SDA Input Voltage	0V to V _{REGOUT}
TSx - VSS Input Voltage	0V to 1.8V
REGSRC Input Voltage	6V to 25V
CHG, DSG Output Voltage	0V to 16V
REGOUT Output Voltage	0V to 5V
ALERT Output Voltage	0V to V _{REGOUT}

Cell Balancing Current (Internal, Per Cell), I _{CB}	0mA to 50mA
External Cell Input Resistance, R _C	20Ω to 100Ω
External Cell Input Capacitance, C _C	0.1μF to 1μF
External Supply Filter Resistance, R _F	40Ω to 1kΩ
External Supply Filter Capacitance, C _F	1μF to 10μF
Sense Resistor Filter Resistance, R _{FILT}	100Ω
ALERT Pin to VSS Resistor, R _{ALERT}	1MΩ
REGOUT Loading Capacitance, C _L	1μF
REGSRC Input Capacitance, C _I	1μF
CAP1, CAP2 (Output Capacitance), C _{CAP}	1μF
External Thermistor Nominal Resistance (103AT) at +25°C, R _{TS}	10kΩ
Operating Temperature Range	-40°C to +85°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	TYPE	FUNCTION
1	DSG	AO	Discharge FET Driver.
2	CHG	AO	Charge FET Driver.
3	VSS	GND	Ground.
4	SDA	DI/DO	I ² C Interface, Serial Data Input and Output.
5	SCL	DI	I ² C Interface, Serial Clock Input.
6	TS1/WAKE	AI	Thermistor Input/Wake Up.
7	CAP1	AO	Internal LDO Decoupling Pin. It needs an external capacitor to be connected.
8	REGOUT	AO	1.8V/2.5V/3.0V/3.3V/5.0V Voltage Output.
9	REGSRC	AI	REG LDO Input.
10, 21	NC	—	Not Connected.
11	TS2	AI	Thermistor Input.
12	FUSE	AO	Fuse Blower.

PIN DESCRIPTION (continued)

PIN	NAME	TYPE	FUNCTION
13	TS3	AI	Thermistor Input.
14	CAP2	AO	Internal LDO Decoupling Pin. It needs an external capacitor to be connected.
15	BAT	AI	Primary Power Supply.
16	VC10	AI	Sense voltage input pin for the cell10 from the bottom of the stack, balance current input for the cell10 from the bottom of stack, and top-of-stack measurement point.
17	VC9	AI	Sense voltage input pin for the cell9 from the bottom of the stack, balance current input for the cell9 from the bottom of stack, and return balance current for the cell10 from the bottom of stack.
18	VC8	AI	Sense voltage input pin for the cell8 from the bottom of the stack, balance current input for the cell8 from the bottom of stack, and return balance current for the cell9 from the bottom of stack.
19	VC7	AI	Sense voltage input pin for the cell7 from the bottom of the stack, balance current input for the cell7 from the bottom of stack, and return balance current for the cell8 from the bottom of stack.
20	VC6	AI	Sense voltage input pin for the cell6 from the bottom of the stack, balance current input for the cell6 from the bottom of stack, and return balance current for the cell7 from the bottom of stack.
22	VC5	AI	Sense voltage input pin for the cell5 from the bottom of the stack, balance current input for the cell5 from the bottom of stack, and return balance current for the cell6 from the bottom of stack.
23	VC4	AI	Sense voltage input pin for the cell4 from the bottom of the stack, balance current input for the cell4 from the bottom of stack, and return balance current for the cell5 from the bottom of stack.
24	VC3	AI	Sense voltage input pin for the cell3 from the bottom of the stack, balance current input for the cell3 from the bottom of stack, and return balance current for the cell4 from the bottom of stack.
25	VC2	AI	Sense voltage input pin for the cell2 from the bottom of the stack, balance current input for the cell2 from the bottom of stack, and return balance current for the cell3 from the bottom of stack.
26	VC1	AI	Sense voltage input pin for the cell1 from the bottom of the stack, balance current input for the cell1 from the bottom of stack, and return balance current for the cell2 from the bottom of stack.
27	VC0	AI	Sense voltage input pin for the cell0 from the bottom of the stack, balance current input for the cell0 from the bottom of stack, and return balance current for the cell1 from the bottom of stack.
28	SRP	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRN is the bottom of the sense resistor. A charging current generates a positive voltage at SRP relative to SRN.
29	SRN	AI	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN, where SRN is the bottom of the sense resistor. A charging current generates a positive voltage at SRP relative to SRN.
30	ALERT	DI/DO	ALERT Output and Override Input.

NOTE: AO = Analog Output, AI = Analog Input, DI = Digital Input, DO = Digital Output, DI/DO = Digital Input/Output.

ELECTRICAL CHARACTERISTICS(V_{BAT} = 36V, T_A = -40°C to +85°C, typical values are at T_A = +25°C unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current						
Normal Mode: VADC Off, IADC/CC Off	I _{DD}	Into BAT pin		90	185	μA
Normal Mode: VADC On, IADC/CC Off	I _{DD}	Into BAT pin		300	370	
Normal Mode: VADC Off, IADC/CC On	I _{DD}	Into BAT pin		120	235	
Normal Mode: VADC On, IADC/CC On	I _{DD}	Into BAT pin		330	430	
Normal Mode	I _{CC_REGSRC}	Into REGSRC pin		4	13	μA
Ship/Shutdown Mode	I _{SHIP}	Device is fully shut down, only BG and BOOT detectors are on		1.1	1.9	μA
Leakage and Offset Currents						
Cell Measurement Input Current	d _{ICELL}	Measured into VC5, VC10			0.3	μA
Terminal Input Leakage	I _{LKG}				1.5	μA
Internal Power Control (Startup and Shutdown)						
Power-On Reset Threshold ⁽¹⁾⁽²⁾	V _{POR}	V _{BAT} rising		4	4.9	V
Power-On Reset Hysteresis	V _{POR_HYS}	Device shuts down when V _{BAT} < V _{POR} - V _{POR_HYS}		400		mV
Shutdown Voltage ⁽¹⁾⁽²⁾	V _{SHUT}	V _{BAT} falling	3.1	3.6		V
Time Delay after Boot Signal on TS1/WAKE before I ² C Communications Allowed	t _{I2CSTARTUP}	Delay after boot sequence when I ² C communication is allowed		0.4		ms
Device Boot Startup Delay	t _{BOOTREADY}	Delay after boot signal when device has completed full boot-up sequence		2.3		ms
Measurement Schedule						
Cell Voltage Measurement Interval	t _{VCCELL}	In normal mode, SETTLE[1:0] bits = 0		251		ms
		In normal mode, SETTLE[1:0] bits = 1/2/3		333		
		In fast mode, SETTLE[1:0] bits = 0		113		
		In fast mode, SETTLE[1:0] bits = 1		203		
		In fast mode, SETTLE[1:0] bits = 2		293		
		In fast mode, SETTLE[1:0] bits = 3		360		
Temperature Measurement Interval	t _{TEMP}	In normal mode, SETTLE[1:0] bits = 0		501		ms
		In normal mode, SETTLE[1:0] bits = 1/2/3		655		

ELECTRICAL CHARACTERISTICS (continued)(V_{BAT} = 36V, T_A = -40°C to +85°C, typical values are at T_A = +25°C unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
16-Bit ADC for Cell Voltage and Temperature Measurement						
ADC Measurement Recommend Operation Range	ADC _{RANGE}	V _{CELL} measurements	0		6.55	V
		TS/Temperature measurements	0		1.8	
ADC LSB Value	ADC _{LSB}			100		μV
ADC Cell Voltage Accuracy ⁽³⁾	ADC	T _A = +25°C, V _{CELL} = 1.0V to 5.0V		±2.5		mV
		T _A = -40°C to +85°C, V _{CELL} = 1.0V to 5.0V	-25		25	
16-Bit CC for Pack Current Measurement						
CC Input Voltage Range	CC _{RANGE}		-200		200	mV
CC LSB Value	CC _{LSB}	CC running constantly		9.3		μV
Conversion Time	t _{CCREAD}	Single conversion		250.6		ms
Current Conversion Time	t _{CURREAD}		4.9		15.6	ms
Integral Nonlinearity	CC _{INL}	16-bit, best fit over input voltage range ±200mV	-15		15	LSB
Offset Error	CC _{OFFSET}			±2		LSB
Offset Error Drift	CC _{OFFSET_DRIFT}		-10		10	LSB
Gain Error	CC _{GAIN}	Over input voltage range		±0.05%		FSR
Gain Error Drift	CC _{GAIN_DRIFT}	Over input voltage range	-0.5%		0.5%	FSR
Effective Input Resistance	CC _{RIN}		0.2	0.6	1.4	MΩ
Thermistor Bias						
Pull-Up Resistance	R _{TS}	T _A = +25°C		10		kΩ
Pull-Up Resistance across Temperature	R _{TS_DRIFT}	T _A = -40°C to +85°C	9.2		10.8	kΩ
OSC						
Internal Clock Frequency	f _{RC}	T _A = +25°C		262.144		kHz

ELECTRICAL CHARACTERISTICS (continued)(V_{BAT} = 36V, T_A = -40°C to +85°C, typical values are at T_A = +25°C unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Die Temperature						
Die Temperature Voltage	V _{DIE_TEMP25}	T _A = +25°C		0.55		V
Die Temperature Voltage Drift	V _{DIE_TEMP_DRIFT}			1.65		mV/°C
OV Threshold Range	OV _{RANGE}		0x8020	0xAB20	0xBFE0	ADC
UV Threshold Range	UV _{RANGE}		0x4000	0x65C0	0x7FFC	ADC
OV and UV Threshold Step Size	OV _{UVSTEP}			64		LSB
UV Minimum Value to Qualify	UV _{MINQUAL}	Below UV _{MINQUAL} , the cell is shorted (unused)		0x1380		ADC
OV Delay Timer Options	OV _{DELAY}	OV delay = 1s		0.6		s
		OV delay = 2s		1.8		
		OV delay = 4s		4.0		
		OV delay = 8s		7.7		
UV Delay Timer Options	UV _{DELAY}	UV delay = 1s		1.0		s
		UV delay = 4s		3.8		
		UV delay = 8s		7.8		
		UV delay = 16s		15.5		
SCD Threshold Options ⁽⁴⁾	SCD _{RANGE}	Measured across (SRN - SRP)	22		198	mV
OCD1 Threshold Options ⁽⁴⁾	OCD1 _{RANGE}	Measured across (SRN - SRP)	6		102	mV
OCD2 Threshold Options ⁽⁴⁾	OCD2 _{RANGE}	Measured across (SRP - SRN)	4		200	mV
OCC Threshold Options ⁽⁴⁾	OCC _{RANGE}	Measured across (SRP - SRN)	4		124	mV
SCD Threshold Step Size	SCD _{STEP}	RSNS = 0		11		mV
		RSNS = 1		22		
OCD1 Threshold Step Size	OCD1 _{STEP}	RSNS = 0		3		mV
		RSNS = 1		6		
OCD2 Threshold Step Size	OCD2 _{STEP}			2		mV
OCC Threshold Step Size	OCC _{STEP}			2		mV
SCD Delay Options	SCD _{DELAY}			173		μs
				199		
				297		
				482		
OCD1 Delay Options ⁽⁴⁾	OCD1 _{DELAY}		7		1266	ms
OCD2 Delay Options ⁽¹⁾	OCD2 _{DELAY}		5		374	ms
OCC Delay Options ⁽⁴⁾	OCC _{DELAY}		4		376	ms
OCD1 Voltage Offset	OCD1 _{OFFSET}		-6	2	6	mV
OCD2 Voltage Offset	OCD2 _{OFFSET}		-5	2	5	mV
OCC Voltage Offset	OCC _{OFFSET}		-6	0.6	6	mV
OCD1 Scale Accuracy	OCD1 _{SCALERR}		-18	2	18	%
OCD2 Scale Accuracy	OCD2 _{SCALERR}		-13	1	13	%
OCC Scale Accuracy	OCC _{SCALERR}		-15	2.5	15	%
SCD Accuracy	SCD _{ACC}	22mV	-33	3.5	33	%
		> 22mV	-14	1	14	

ELECTRICAL CHARACTERISTICS (continued)(V_{BAT} = 36V, T_A = -40°C to +85°C, typical values are at T_A = +25°C unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Charge and Discharge Drivers						
CHG and DSG On	V _{FETON}	V _{REGSRC} = 25V with load resistance of 10MΩ	11	12.5	13.6	V
		V _{REGSRC} < 12V with load resistance of 10MΩ		V _{REGSRC} - 0.9		
CHG and DSG On Rise Time	t _{FET_ON}	V _{REGSRC} = 12V, CHG driving an equivalent load capacitance of 10nF, measured from 10% to 90% of V _{FETON}		90	120	μs
		V _{REGSRC} = 12V, DSG driving an equivalent load capacitance of 10nF, measured from 10% to 90% of V _{FETON}		120	150	
		V _{REGSRC} < 12V, CHG driving an equivalent load capacitance of 10nF, measured from 10% to 90% of V _{FETON}		100	140	
		V _{REGSRC} < 12V, DSG driving an equivalent load capacitance of 10nF, measured from 10% to 90% of V _{FETON}		125	160	
DSG Pull-Down OFF Fall Time	t _{DSG_OFF}	DSG driving an equivalent load capacitance of 10nF, measured from 90% to 10%		70		μs
CHG Pull-Down OFF Fall Time	t _{CHG_OFF}	CHG driving an equivalent load capacitance of 10nF, measured from 90% to 10%		2500		μs
CHG Pull-Down Off-Resistance to VSS	R _{CHG_OFF}	CHG disabled, CHG held at 12V	865	970	1100	kΩ
DSG Pull-Down Off-Resistance to VSS	R _{DSG_OFF}	DSG disabled, DSG held at 12V	2.1	2.7	3.2	kΩ
Load Detection Threshold	V _{LOAD_DETECT}		400	750	1100	mV
Filter Time	t _{FILTER}	Load detection signal filter time	3		6	ms
CHG Clamp Voltage	V _{CHG_CLAMP}	If the CHG pin externally pulled high (through PACK-, if load applied), 500μA (MAX) sink current into CHG pin. With CHG_ON bit cleared.	19	20	22	V
ALERT Pin						
ALERT Output Voltage High	V _{ALERT_OH}	I _{OL} = 1mA		V _{REGOUT} × 0.75		V
ALERT Output Voltage Low	V _{ALERT_OL}	Unloaded			V _{REGOUT} × 0.25	V
ALERT Input High	V _{ALERT_IH}	V _{REGOUT} = 1.8V		1		V
		V _{REGOUT} = 3.0V		1.7		
		V _{REGOUT} = 5.0V		2.7		
ALERT Pin Weak Pull-Down Resistance when Driven Low	R _{ALERT_PD}	V _{REGOUT} = 3.3V	1.6	2.4	3.3	MΩ
Cell Balancing Driver						
Internal Cell Balancing Driver Resistance	R _{DSFET}	V _{CELL} = 3.6V	5	20	40	Ω
Cell Balancing Duty Cycle when Enabled	X _{BAL}	Every cycle		86		%

ELECTRICAL CHARACTERISTICS (continued)(V_{BAT} = 36V, T_A = -40°C to +85°C, typical values are at T_A = +25°C unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
External Regulator						
External LDO Voltage Options	V _{EXTLDO}	Nominal values, unloaded, across temp	1.6	1.8	1.9	V
			2.3	2.5	2.6	
			2.8	3.0	3.2	
			3.0	3.3	3.5	
			4.6	5.0	5.2	
Line Regulation	V _{EXTLDO_LN}	REGSRC pin stepped from 6V to 25V, with 10mA load, in 100μs		9.5	15	mV
Load Regulation	V _{EXTLDO_LD}	I _{REGOUT} = 0mA to 10mA		-0.2	0.5	%
External LDO Current Limit	I _{EXTLDO_LIMIT}	V _{REGOUT} = 0V	17	25	33	mA
Boot Detector						
Boot Threshold Voltage	V _{BOOT}	Measured at TS1/WAKE pin with device in ship mode. Below MIN, the device does not boot up. Above MAX, the device boots up.	1000			mV
Boot Threshold Application Time	t _{BOOT_MAX}	Measured at TS1/WAKE pin. Below MIN, the device does not boot up. Above MAX, the device boots up.	1000			μs

NOTES:

1. The range is the real available range, which is measured by limited amounts of chips through characterized testing in the lab. The maximum and minimum values are only guaranteed by design simulation and characterized testing, not covered by manufacture testing. The OCD2 delay is software configurable by the register OCD2_DLY[6:0], and the software setting available range is 3ms to 381ms.
2. Measured at each V_{BAT}.
3. ADC values are measured when cell balancing is off.
4. Values indicate nominal thresholds only. For minimum and maximum variation, apply OC_{OFFSET} and OCS_{SCALEERR}.

TIMING CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Input Low Logic Threshold	V_{IL}			$V_{REGOUT} \times 0.25$	V
Input High Logic Threshold	V_{IH}	$V_{REGOUT} \times 0.75$			V
Output Low Logic Drive	V_{OL}			0.2	V
SCL, SDA Fall Time	t_F			0.4	μs
SCL Pulse Width High	t_{HIGH}	4			μs
SCL Pulse Width Low	t_{LOW}	4.7			μs
Setup Time for START Condition	t_{SU_STA}	4.7			μs
START Condition Hold Time after which First Clock Pulse is Generated	t_{HD_STA}	4			μs
Data Setup Time	t_{SU_DAT}	250			ns
Data Hold Time	t_{HD_DAT}	0			μs
Setup Time for STOP Condition	t_{SU_STO}	4			μs
Time the Bus Must be Free before New Transmission Can start	t_{BUF}	4.7			μs
Clock Low to Data Out Valid	t_{VD_DAT}			900	ns
Data Out Hold Time after Clock Low	t_{HD_DAT}	0			ns
Clock Frequency	f_{SCL}	0		100	kHz

TIMING DIAGRAMS










Figure 1. I²C Communications Interface Timing

TYPICAL PERFORMANCE CHARACTERISTICS


T_A = -40°C to +85°C, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T_A = -40°C to +85°C, unless otherwise noted.


Current Measurement Error vs. Temperature




Internal Voltage References vs. Temperature (VREF1)




Internal Voltage References vs. Temperature (VREF2)




Internal Temperature Sensor (ΔV) Voltage vs. Temperature



Low Frequency Oscillator (LFO) Accuracy vs. Temperature









Over-Current in Discharge Protection 1 Threshold vs. Temperature



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T_A = -40°C to +85°C, unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

SGM90110H

DETAILED DESCRIPTION

Overview

The SGM90110H is a multi-channel analog front end (AFE) IC targeting 3- to 10-series cells for applications such as LEV, UPS and power tools.

Two separate 16-bit ADCs provide accurate monitoring of voltage, current and temperature at both cell and pack level. The integrated post-ADC filters enable clean and stable readings to the host. Extensive protections such as over/under-voltage, over/under-current and over/under-temperature detections are readily available thanks to the precise sensing and monitoring. On-chip passive balancing up to 50mA is supported for each cell. Low-side drivers for charge/discharge FETs are also integrated to reduce BOM.

The device is programmable via on-chip I²C controller.

Measurement Subsystem

The measurement subsystem enables the host to easily monitor cell voltages, temperatures, pack voltage, and pack current. All ADCs are trimmed by SGMICRO.

To ensure data completion and accuracy, the ADC and CC data are read using address auto-increment, which returns the complete value consisting of the high and low registers in the same transaction, without being interrupted or changed by other transactions.

Table 1. Normal Mode

SETTLE[1:0] Bits	Conversion Time (Per Channel)	Settle Time	Frame Time	Average
0x0	11.72ms	0.976ms	251ms	8
0x1	15.6ms	4.883ms	333ms	8
0x2	15.6ms	8.789ms	333ms	4
0x3	15.6ms	11.712ms	333ms	1

In normal conversion mode, multi-time sample average scheme is adopted for each channel during a frame. A complete conversion frame with a total of 15 channels takes about 251ms or 333ms, depending on the different settling time.

Three thermistor voltages are updated every two frames at intervals of 502ms or 666ms. Specifically, during odd frame, thermistors 3 is measured, while during the even frame, thermistor 1 and 2 are updated.

The update of the three thermistor voltages occur the same as the normal cell voltage channels.

Voltage Measurement

The SGM90110H uses a 16-bit ADC for measuring cell voltages and temperatures. This ADC measures all differential cell voltage, thermistors, die temperature, internal reference voltage, battery voltage and covers a nominal full-scale range of 0V to 6.55V with a least significant bit (LSB) value of 100μV/LSB.

To enable the ADC, set the VADC_EN bit in the SYS_CTRL1 register. This bit is auto-enabled in normal working mode, ensuring over-voltage (OV) and under-voltage (UV) protections are active.

Thermistor Temperature measurement

The device can measure up to three NTC 103AT thermistors by applying a factory-trimmed internal 10kΩ pull-up resistance to an internal 1.8V nominal regulator. The results can be read from the TSx registers.

The thermistors impedance can be calculated based on the 16-bit ADC reading from the TS1, TS2, TS3 registers and 10kΩ internal pull-up resistance using the following formulas:

$$V_{TSX} = (\text{ADC in Decimal}) \times 100\mu\text{V/LSB} \quad (1)$$

$$R_{TS} = (10000 \times V_{TSX}) / (1.8 - V_{TSX}) \quad (2)$$

To convert the thermistor resistance to temperature value, please refer to the thermistor manufacturer's datasheet. When the TEMP_SEL bit is set, TS1/WAKE stores the internal die temperature value.

If TS1, TS2 and TS3 are not used as thermistor inputs, the TSx pin should be connected to ground with a 10kΩ nominal resistor.

DETAILED DESCRIPTION (continued)

Die Temperature measurement

The die temperature block produces a voltage which is proportional to the die temperature. This can reduce component count when pack thermistors are not used, and ensures the die power dissipation requirements are observed. The die temperature uses the same onboard 16-bit ADC that is used for measuring cell voltage.

To select internal die temperature measurement, set TEMP_SEL bit to 0.

To convert a DIE TEMP reading into temperature value, refer to the equations below. For more precise temperature readings from DIE TEMP, store the DIE TEMP value at room temperature during production calibration.

The equations below show how to use the 16-bit ADC readings in TS1/WAKE when TEMP_SEL = 0 to calculate the internal die temperature.

$$V_{25} = 0.55 \text{ (nominal)} \quad (3)$$

$$V_{TS1} = (\text{ADC in Decimal}) \times 100\mu\text{V/LSB} \quad (4)$$

$$\text{TEMP}_{\text{DIE}} = 25^{\circ}\text{C} + [(V_{TS1} - V_{25})/0.00165] \quad (5)$$

Stack Voltage Measurement (VC10 Pin)

After digitization, each cell voltage is added up and the summation result is stored in the BAT registers. Use the BAT_SEL bit to select either the direct stack voltage or the sum of 10 separate voltages. This sum is then divided by 10, resulting in a 16-bit value with a nominal LSB of 1.6mV. Due to direct stack voltage is measured by resistor divider connected to VC10 and the sum of 10 cells is measured by each cell, the final result has a little difference.

The following linear equation shows how to convert the 16-bit pack voltage ADC reading to an analog voltage.

$$V_{\text{BAT}} = 10 \times \text{ADC}(\text{cell}) \times 100\mu\text{V/LSB} \quad (6)$$

Cell Balance

The SGM90110H can support both internal and external passive cell balancing. The host controller decides the balancing algorithm. Internal cell balance drivers can balance up to 50mA per cell, while external options allow for higher currents.

To activate a cell balancing channel, set the corresponding bit in the CELL_BAL1, CELL_BAL2 or CELL_BAL3 register.

While multiple cells are balanced simultaneously, avoid balancing adjacent cells concurrently. This can lead to exceed their absolute maximum conditions and is also not recommended for external balancing implementations. When using internal balancing, care should be taken to avoid exceeding package power dissipation ratings.

The host controller must ensure that no two adjacent cells are balanced simultaneously.

During cell balancing, the protection logic remains active and will not miss any protection measures while cell balancing is enabled.

Balancing occupies approximately 86% of the frame-time (See Table 1) cycle during ADC cell voltage measurement.

Current Conversion

The SGM90110H uses a low-side sense resistor to monitor pack current, which connects to the SRP and SRN pins via an external RC filter. Connect the filter so that a charging current will produce a positive voltage on SRP relative to SRN.

The device supports sense resistors of 1mΩ or less. The differential voltage between SRP and SRN is digitized by an integrated 16-bit sigma-delta ADC, which can digitize voltages over a ±200mV range.

The ADC uses multiple digital filters to optimize the measurement of instantaneous and integrated current. Two separate hardware digital filters, coulomb counting (CC) filter and current-to-voltage conversion (CUR) filter are used to get the digitized current value.

To enable one-shot mode, set CC_EN bit to 0 and CC_ONESHOT bit to 1. In one-shot mode, the CC performs a single 250ms reading and sets the CC_READY bit at the end of each reading if CC_SRC bit is set to 0. This mode is designed for non-gauging applications where the host's primary intention is to check the pack current.

DETAILED DESCRIPTION (continued)

The CUR filter generates a 16-bit current measurement used for current reporting. The CUR Filter output the current much faster than CC Filter. It will output the current results every 11.72ms/15.6ms in normal mode. Due to this feature, the current measurement can be synchronously measured with each cell voltage channel. If CC_SRC bit is set to 1, the CC_READY bit will represent CUR filter measurement is ready and the ALERT pin is triggered by CUR filter ready signal. CUR filter is enabled by IADC_EN bit.

The CC and CUR has a full-scale range of $\pm 300\text{mV}$, with a recommended maximum input range of $\pm 200\text{mV}$, resulting in a least significant bit (LSB) of approximately $9.3\mu\text{V}$.

The equation below shows how to convert the 16-bit CC/CUR reading into an analog voltage when no board-level calibration has been performed:

$$\text{CC Reading } (\mu\text{V}) =$$

$$(16\text{-bit } 2\text{'s Complement Value}) \times 9.3\mu\text{V/LSB} \quad (7)$$

When both IADC_EN bit and CC_EN bit are set to 0, the internal 16-bit sigma-delta ADC is disabled and ONE_SHOT is not triggered.

Synchronized Voltage and Current Measurement

During normal operation, when cell voltages are sequentially digitized using a single multiplexed ADC, the current is continuously digitized by the dedicated coulomb counter ADC. This current measurement is synchronized with each cell voltage measurement, enabling its use for individual cell impedance analysis. Periodic current measurements can be read out through the digital communication interface. Additionally, measurements taken in sync with specific cell voltage readings are stored together with their associated voltage measurements for separate readout.

Protection Subsystem

Integrated hardware protections are provided to enhance safety, acting as supplements to the standard protection features within the host controller firmware. They should not be the sole means of battery pack

protection. They offer additional use for FMEA purpose when the host microcontroller may not respond to any of these below protection situations.

Over-current in discharge (OCD1/2), short-circuit in discharge (SCD), and over-current in charging (OCC), are implemented using analog comparators. These continuously monitor the voltage across (SRP - SRN) while the device is in normal operation mode. If a voltage exceeding the programmed threshold is detected for a programmable delay, the alert will be triggered if the protection enable bit is set, interrupting the host microcontroller.

Cell over-voltage (COV), cell under-voltage (CUV), over-temperature in charging (OTC), under-temperature in charging (UTC), over-temperature in discharging (OTD), under-temperature in discharging (UTD), die over-temperature (OTINT), and die under-temperature (UTINT) are digital comparators based on ADC measurements and corresponding thresholds. When a measured result exceeds the threshold, a trigger flag is generated, and an alert signal will be driven high if the protection enable bit is set. Users can configure corresponding bit in PROT_EN register to enable the OTC/UTC/OTD/UTD/OTINT/UTINT.

OCD1

Over-current in discharge protection (OCD1) uses a dedicated analog comparator to monitor voltage across SRN and SRP pins. When this voltage exceeds the programmable delay threshold, the OCD1 protection will be activated. The threshold can be set from 6mV to 51mV with 3mV per step (RSNS = 0) or from 12mV to 102mV with 6mV per step (RSNS = 1). The delay can be set to 8ms, 20ms, 40ms, 80ms, 160ms, 320ms, 640ms, or 1280ms. These settings are configurable through the PROTECT2 register.

If OCD1 protection is detected, the DSG FET will be automatically turned off. To turn on the DSG FET, users must clear the OCD1 flag, and set DSG_ON bit to 1. If the OCD1 flag is not cleared, DSG_ON bit will remain at 0.

DETAILED DESCRIPTION (continued)

OCD2

Over-current in discharge protection (OCD2) uses a dedicated analog comparator to monitor voltage across SRN and SRP pins. When this voltage exceeds the programmable delay threshold, the OCD2 protection will be activated. The threshold can be set from 4mV to 200mV with 2mV per step. The delay can be set from 3ms to 381ms with 3ms per step. These settings are configurable through the OCD2_THD and OCD2_DLY registers.

OCD2 function is enabled when OCD_THD[3:0] bits are not set to 0x0 and OCD2_EN bit is set to 1, the alert function and DSG control will be enabled. Otherwise, they will be ignored.

OCD2_DLY cannot be configured to 0. Otherwise the abnormal flag will be triggered.

It is recommended to configure OCD2_DLY and OCD2_THD registers before OCD2 function is enabled.

If OCD2 protection is detected, the DSG FET will be automatically turned off. To turn on the DSG FET, users must clear the OCD2 flag, and set DSG_ON bit to 1. If the OCD2 flag is not cleared, DSG_ON bit will remain at 0.

SCD

Short-circuit discharge (SCD) protection uses a dedicated analog comparator to monitor voltage across SRN and SRP pins. When this voltage exceeds the programmable delay threshold, the SCD protection will be activated. The threshold can be set from 22mV to 99mV with 11mV per step (RSNS = 0), or from 44mV to 198mV with 22mV per step (RSNS = 1). Additionally, the delay can be set to 173µs, 199µs, 297µs or 482µs. These settings are configurable through the PROTECT1 register.

If SCD protection is detected, the DSG FET will be automatically turned off. To turn on the DSG FET, users must clear the SCD flag and set DSG_ON bit to 1. If the SCD flag is not cleared, DSG_ON bit will remain at 0.

OCC

Over-current charge protection (OCC) uses a dedicated analog comparator to monitor the voltage across SRN and SRP pins. When this voltage exceeds the programmable delay threshold, the OCC protection will be activated. The threshold can be set from 4mV to 124mV with 2mV per step. And the delay can be set from 3ms to 381ms with 3ms per step. OCC_THD and

OCC_DLY registers are used to configure these parameters.

OCC function is enabled when OCC_THD[5:0] bits are not set to 0x0 and OCC_EN bit is set to 1, the alert function and CHG control will be enabled. Otherwise, they will be ignored.

If OCC protection is detected, the CHG FET will be automatically turned off. To turn on the CHG FET, users must clear the OCC flag, and set CHG_ON bit to 1. If the OCC flag is not cleared, CHG_ON bit will remain at 0.

COV

Cell over-voltage protection (COV) is digitally managed by comparing cell voltage readings against the 8-bit programmed threshold stored in the OV_TRIP register.

The OV threshold is direct mapping of 8 bits of the 16-bit ADC reading, with the upper 2MSB preset to 10 and lower 6LSB preset to 100000. This corresponds to the 10-XXXX-XXXX-100000 OV trip level. The programmable OV threshold ranges approximately from 3.28V to 4.91V, but the exact value may change due to the linear equation used for ADC value mapping.

The COV triggers an alert signal if the over-voltage condition persists for a programmable delay, selectable as 1s, 2s, 4s or 8s through the OV_DLY[1:0] bits of PROTECT3 register.

To calculate the accurate OV_TRIP register value, use the following steps:

- ◆ Determine the desired OV
- ◆ Calculate the full 16-bit ADC value required to meet the desired OV trip threshold
- ◆ Remove the upper 2MSB and Lower 6LSB from the full 16-bit value, retaining only the remaining 8 bits. Achieve this by shifting the OV_TRIP_FULLL binary value 6 bits to the right and removing the 2MSB.
- ◆ Write OV_TRIP to the corresponding register.

OV protection is enabled when VADC is enabled. Make sure that the VADC_EN bit is set to 1 when OV protections are needed.

If OV protection is detected, the CHG FET will be automatically turned off. To turn on the CHG FET, users must clear the COV flag, and set CHG_ON bit to 1. If the COV flag is not cleared, CHG_ON bit will remain at 0.

DETAILED DESCRIPTION (continued)

The cell that triggered the COV flag can be checked by the SYS_STAT6 and SYS_STAT7 registers.

CUV

Cell under-voltage protection (CUV) is digitally managed by comparing cell voltage readings against an 8-bit programmed threshold in the UV_TRIP register.

The UV threshold is a direct mapping of 8 bits of the 16-bit ADC reading, with upper 2MSB are set to 01, and lower 6LSB are set to 000000. This corresponds to the 01-XXXX-XXXX-000000 UV trip level. The programmable UV threshold ranges approximately from 1.64V to 3.27V, while the exact value may change due to the linear equation used for ADC value mapping.

The CUV triggers an alert signal if the under-voltage condition persists for a programmable delay, selectable as 1s, 4s, 8s or 16s through the UV_DLY[1:0] bits of PROTECT3 register.

To short the cell pins when the cells are not required, UV_MINQUAL is preset in the factory, with a default value of 0x1380, corresponding to 499mV.

- ♦ Determine the desired UV
- ♦ Calculate the full 16-bit ADC value required to meet the desired UV trip threshold
- ♦ Remove the upper 2MSB and Lower 6LSB from the full 16-bit value, retaining only the remaining 8 bits. Achieve this by shifting the UV_TRIP_FULL binary value 6 bits to the right and removing the 2MSB.
- ♦ Write UV_TRIP to the corresponding register.

UV protection is enabled when VADC is enabled. Make sure that the VADC_EN bit is set to 1 when UV protections are needed.

If UV protection is detected, the DSG FET will be automatically turned off. To turn on the DSG FET, users must clear the CUV flag, and set DSG_ON bit to 1. If the CUV flag is not cleared, DSG_ON bit will remain at 0.

The cell that triggered the CUV flag can be checked by the SYS_STAT4 and SYS_STAT5 registers.

OTC

Over-temperature charge protection (OTC) is initiated by comparing the measured die temperature voltage with a threshold while in charge mode. If the voltage on

any of the TS1/TS2/TS3 pins exceeds the threshold within a programmable delay, the OTC protection will be triggered. The threshold can be set by OTC_THD_HI/OTC_THD_LO registers, while the OTC_DLY is used to set the programmable delay.

OTC threshold high 8 bits are stored in a temporary register after OTC_THD_HI register is configured, and the threshold value is updated after OTC_THD_LO register is configured. OTC_DLY cannot be configured to 0 or abnormal flag will be triggered. It is recommended to configure OTC_DLY and OTC threshold register before OTC function is enabled.

Default protection thresholds and delays are loaded from the NVM preset area during chip regular power-up.

OTC function is enabled when OTC_THD[15:0] bits are not set to 0x0 and OTC_EN bit is set to 1. The alert function and CHG control will be enabled. Otherwise, they will be ignored.

If OTC protection is detected, the CHG FET will be automatically turned off. To turn on the CHG FET, users must clear the OTC flag, and set CHG_ON bit to 1. If the OTC flag is not cleared, CHG_ON bit will remain at 0.

UTC

Under-temperature charge protection (UTC) is initiated by comparing the measured die temperature voltage with a threshold while in charge mode. If the voltage on any of the TS1/TS2/TS3 pins is lower than the threshold within a programmable delay, the UTC protection will be triggered. The threshold can be set by UTC_THD_HI/UTC_THD_LO register, while the UTC_DLY register is used to set the programmable delay.

UTC threshold high 8 bits are stored in a temporary register after UTC_THD_HI register is configured, and the threshold value is updated after UTC_THD_LO register is configured. UTC_DLY cannot be configured to 0 or abnormal flag will be triggered. It is recommended to configure UTC_DLY and UTC threshold registers before UTC function is enabled.

Default protection thresholds and delays are loaded from the NVM preset area during chip regular power-up.

DETAILED DESCRIPTION (continued)

UTC function is enabled when UTC_THD[15:0] bits are not set to 0x0 and UTC_EN bit is set to 1, the alert function and CHG control will be enabled. Otherwise, they will be ignored.

If UTC protection is detected, the CHG FET will be automatically turned off. To turn on the CHG FET, users must clear the UTC flag, and set CHG_ON bit to 1. If UTC flag is not cleared, CHG_ON bit will remain at 0.

OTD

Over-temperature discharge protection (OTD) is initiated by comparing the measured die temperature voltage with a threshold while in discharge mode. If the voltage on any of the TS1/TS2/TS3 pins exceeds the threshold within a programmable delay, the OTD protection will be triggered. The threshold can be set by OTD_THD_HI/OTD_THD_LO register, while the OTD_DLY register is used to set the programmable delay.

OTD threshold high 8 bits are stored in a temporary register after OTD_THD_HI configured, and the threshold value is updated after OTD_THD_LO register is configured. OTD_DLY cannot be configured to 0 or abnormal flag will be triggered. It is recommended to configure OTD_DLY and OTD threshold register before OTD function is enabled.

Default protection thresholds and delays are loaded from the NVM preset area during chip regular power-up.

OTD function is enabled when OTD_THD[15:0] bits are not set to 0x0 and OTD_EN bit is set to 1, the alert function and DSG control will be enabled. Otherwise, they will be ignored.

If OTD protection is detected, the DSG FET will be automatically turned off. To turn on the DSG FET, users must clear the OTD flag, and set DSG_ON bit to 1. If OTD flag is not cleared, DSG_ON bit will remain at 0.

UTD

Under-temperature discharge protection (UTD) is initiated by comparing the measured die temperature voltage with a threshold while in discharge mode. If the voltage on any of the TS1/TS2/TS3 pins is lower than the threshold within a programmable delay, the UTD protection will be triggered. The threshold can be set by UTD_THD_HI/UTD_THD_LO register, while the

UTD_DLY register is used to set the programmable delay.

UTD threshold high 8 bits are stored in a temporary register after UTD_THD_HI register is configured, and the threshold value is updated after UTD_THD_LO register is configured. UTD_DLY cannot be configured to 0 or abnormal flag will be triggered. It is recommended to configure UTD_DLY and UTD threshold register before UTD function is enabled.

Default protection thresholds and delays are loaded from the NVM preset area during chip regular power-up.

UTD function is enabled when UTD_THD[15:0] bits are not set to 0x0 and UTD_EN bit is set to 1, the alert function and DSG control will be enabled. Otherwise, they will be ignored.

If UTD protection is detected, the DSG FET will be automatically turned off. To turn on the DSG FET, users must clear the UTD flag, and set DSG_ON bit to 1. If UTD flag is not cleared, DSG_ON bit will remain at 0.

OTINT

Die temperature over-temperature protection is initiated by comparing the measured die temperature voltage with threshold. If the voltage exceeds the threshold within a programmable delay, the OTINT protection will be triggered. The threshold can be set by OTINT_THD_HI/OTINT_THD_LO register, while the OTINT_DLY register is used to set the programmable delay.

OTINT threshold high 8 bits are stored in a temporary register after OTINT_THD_HI configured, and the threshold value is updated after OTINT_THD_LO register is configured. OTINT_DLY cannot be configured to 0 or abnormal flag will be triggered. It is recommended to configure OTINT_DLY and OTINT threshold register before OTINT function is enabled.

Default protection thresholds and delays are loaded from the NVM preset area during chip regular power-up.

OTINT function is enabled when OTINT_THD[15:0] bits are not set to 0x0 and OTINT_EN bit is set to 1, the alert function and DSG/CHG control will be enabled; otherwise, they will be ignored.

SGM90110H

DETAILED DESCRIPTION (continued)

If OTINT protection is detected, the DSG/CHG FET will be automatically turned off. To turn on the DSG/CHG FET, users must clear the OTINT flag, and set DSG_ON/CHG_ON bit to 1. If OTINT flag is not cleared, DSG_ON/CHG_ON bit will remain at 0.

UTINT

Die temperature under-temperature protection is initiated by comparing the measured die temperature voltage with threshold. If the voltage is lower than the threshold within a programmable delay, the UTINT protection will be triggered. The threshold can be set by UTINT_THD_HI/UTINT_THD_LO register, while the UTINT_DLY register is used to set the programmable delay.

UTINT threshold high 8 bits are stored in a temporary register after UTINT_THD_HI configured, and the threshold value is updated after UTINT_THD_LO register is configured. UTINT_DLY cannot be configured to 0 or abnormal flag will be triggered. It is recommended to configure UTINT_DLY and UTINT threshold register before UTINT function is enabled.

Default protection thresholds and delays are loaded from the NVM preset area during chip regular power-up.

UTINT function is enabled when UTINT_THD[15:0] bits are not set to 0x0 and UTINT_EN bit is set to 1, the alert function and DSG/CHG control will be enabled. Otherwise, they will be ignored.

If UTINT protection is detected, the DSG/CHG FET will be automatically turned off. To turn on the DSG/CHG FET, users must clear the UTINT flag, and set DSG_ON/CHG_ON bit to 1. If UTINT flag is not cleared, DSG_ON/CHG_ON bit will remain at 0.

OVRD_ALERT

The ALERT pin can also be driven by an external second-level protection IC. When the ALERT pin is forced high by an external IC while the internal output is low for a programmable delay, the device will recognize this as an OVRD_ALERT. This event triggers an automatic disabling of both CHG/DSG FET drivers. However, the device cannot recognize the ALERT signal input as high when it is already forcing the ALERT signal high due to another condition.

HWD

The SGM90110H integrates a hardware watchdog protection that triggers a fault when no communication is received for a programmable delay defined by HWD_DLY. The HWD_DLY delay is programmable and can range from 32s to 4096s, with 16s per step. When a HWD fault is triggered, the device will turn off both the DSG FET and CHG FET. HWD_DLY = 0 will disable this function.

Control Subsystem

FET Driving (CHG and DSG)

The SGM90110H provides two low-side FET drivers, CHG and DSG, which control NCH power FETs or can be used as signals to enable various other circuits, such as a high-side NCH charge pump circuit.

Both DSG and CHG drivers have a fast pull-up to nominally 12V when enabled. DSG uses a fast pull-down to VSS when disabled, while CHG uses a high-impedance (nominally 1M Ω) pull-down path when disabled.

An additional internal clamp circuit ensures that the CHG pin does not exceed a maximum of 12V. The power path for the CHG and DSG pull-up circuit originates from the REGSRC pin instead of BAT.

To enable the CHG FET, set the CHG_ON bit to 1. To disable it, set the CHG_ON bit to 0. Similarly, the discharge FET can be controlled through the DSG_ON bit.

Certain fault conditions or power state transitions will clear the state of the CHG/DSG FET controls.

The host microcontroller is responsible for initiating all protection recovery. To resume FET operation after a fault condition, the host microcontroller must first clear the corresponding status bit in the SYS_STAT register, which will reset the ALERT pin, and then manually re-enable the CHG and/or DSG bits. Certain faults, such as COV or CUV, may immediately re-trigger if such a condition still persists. The SGM90110H does not automatically set either CHG_ON or DSG_ON to 1 under any conditions.

DETAILED DESCRIPTION (continued)

Table 2. CHG, DSG Response under Various System Events

EVENT	CHG_ON Bit	DSG_ON Bit
COV Fault	Set to 0	—
CUV Fault	—	Set to 0
SCD Fault	—	Set to 0
OCD1 Fault	—	Set to 0
OCD2 Fault	—	Set to 0
OCC Fault	Set to 0	—
OTC Fault	Set to 0	—
UTC Fault	Set to 0	—
OTD Fault	—	Set to 0
UTD Fault	—	Set to 0
OTINT Fault	Set to 0	Set to 0
UTINT Fault	Set to 0	Set to 0
HWD Fault	Set to 0	Set to 0
ALERT Override	Set to 0	Set to 0
Enter Ship Mode from Normal	Set to 0	Set to 0

Load Detection

When CHG_ON bit is disabled, the load detection circuit on the CHG pin becomes active.

When the high impedance (approximately 1M Ω) pull-down path holds the CHG pin to VSS, the load detection circuit detects whether the CHG pin is externally pulled high. This action can determine whether the PACK- pin (located outside the AFE) keeps at a high voltage level, which is particularly useful when a load is connected and the power FETs are off. The LOAD_PRESENT bit in the SYS_CTRL1 register can read the status of load detection circuit.

After an OCD or SCD fault, the DSG FET will be disabled, and the CHG FET should also be disabled to activate the load detection circuit. The host microcontroller can periodically pull the LOAD_PRESENT bit to decide the state of the PACK- pin and to decide the time when the load is removed from LOAD_PRESENT = 0.

The load detection integrates an internal digital filter. The width of the filter is 6ms. If the load detection signal width exceeds the filter's width, the load detection signal will be set.

Alert

The ALERT pin acts as an active-high digital interrupt signal that can be connected to a GPIO port of the host microcontroller. This signal is an OR logic of all bits in the SYS_STAT register.

To clear the alert signal, the corresponding source bit in the SYS_STAT register must be cleared by writing a "1" to that bit. This action will automatically clear the ALERT pin once all bits are reset.

In cases where the source of the alert signal persists, the clear operation may temporarily clean the alert signal, but it will re-toggle in the next sample edge.

LDO over-temperature alert cannot be cleared until the over-temperature condition no longer exists.

The ALERT pin can also be driven externally. For instance, the pack may include a secondary over-voltage protector IC. If the ALERT pin is externally forced high while it is low, the device interprets this as an OVRD_ALERT fault and sets the OVRD_ALERT bit. This results in an automatic disabling of both CHG and DSG FET drivers. However, the device cannot recognize an ALERT signal input as high if it is already being forced high due to another condition.

An internal 2ms filter is included to detect the secondary over-voltage signal. If the ALERT output is low while the external protector IC forces the pin to be high, a secondary over-voltage fault is detected.

Output LDO

An adjustable output voltage regulator LDO is provided to power additional components in the battery pack, like the host microcontroller or LEDs. The LDO is configured during the production test process using NVM and supports options of 1.8V, 2.5V, 3.0V, 3.3V, and 5.0V. The host can modify LDO_CFG[2:0] bits to adjust the output voltage.

For efficient power distribution and reduced package power dissipation, a cascade small-signal FET must be added in the external path between BAT and REGSRC.

FUSE

The SGM90110H employs a fuse blower logic. The duration of the fuse blower can be configured using the FUSE_BT register. The fuse blower logic can be enabled by setting the FUSE_SET bit in the REG_CFG register. This logic becomes disabled either when the FUSE_BT time elapses or when the FUSE_CLR bit is set in the REG_CFG register.

DETAILED DESCRIPTION (continued)

Charge and Discharge Detection

The SGM90110H detects charge and discharge operations by detecting the "SRP-SRN" voltage. If the voltage is positive, then a charge operation is detected. The OTC/UTC protection scheme is operated if it is enabled. Conversely, if the voltage is negative, then a discharge operation is detected. The OTD/UTD protection scheme is operated if it is enabled.

Communication Subsystem

The AFE implements a standard 100kHz I²C interface and acts as a slave device. The I²C device address is 7-bit and is factory programmed.

A write transaction is shown in Figure 3. Block writes are allowed by sending additional data bytes before the

STOP. The I²C block will auto-increment the register address after each data byte.

When enabled, the CRC is calculated as follows:

In a single-byte write transaction, the CRC is calculated over the slave address, register address, and data.

In a block write transaction, the CRC for the first data byte is calculated over the slave address, register address, and data. The CRC for subsequent data bytes is calculated over the data byte only.

The CRC polynomial is $x^8 + x^2 + x + 1$, and the initial value is 0.

When the slave detects a bad CRC, the I²C slave will not acknowledge (NCK) the CRC, which causes the I²C slave to go to an idle state.




Figure 3. I²C Write Format

DETAILED DESCRIPTION (continued)

Figure 4 shows a read transaction using a Repeated Start.




Figure 4. I²C Read Format with Repeated Start

DETAILED DESCRIPTION (continued)

Figure 5 shows a read transaction where a repeated START is not used, for example if not available in hardware. For a block read, the master ACK's each data byte except the last and continues to clock the interface. The I²C block will auto-increment the register address after each data byte.

When enabled, the CRC for a read transaction is calculated as follows:

In a single-byte read transaction, the CRC is calculated after the second start and uses the slave address and data byte.

In a block read transaction, the CRC for the first data byte is calculated after the second start and uses the slave address and data byte. The CRC for subsequent data bytes is calculated over the data byte only.

The CRC polynomial is $x^8 + x^2 + x + 1$, and the initial value is 0.

When the master detects a bad CRC, the I²C master will not acknowledge the CRC, which causes the I²C slave to go to an idle state.




Figure 5. I²C Read Format without Repeated Start

SGM90110H

OPERATION MODE

The SGM90110H supports two operation modes: normal mode and ship mode.

Normal Mode

In normal mode, all blocks are enabled, and the device consumes the highest current. To save power, certain blocks/functions such as VADC, IADC and CC may be disabled. OV and UV run continuously as long as the ADC is enabled. The OCD and SCD comparators cannot be disabled in this mode.

The host initiates the transition from normal to ship mode, which requires consecutive writes to two bits in the SYS_CTRL1 register.

Ship Mode

Ship mode is the basic and lowest power mode that SGM90110H supports. It is automatically entered during initial pack assembly and after every POR event. When the device is in normal mode, the host controller can enter ship mode through a specific sequence of I²C commands.

In ship mode, only a minimum of blocks is turned on, including the BG power supply and primal boot detector. To wake from ship mode to normal mode, the WAKE pin must be pulled greater than V_{BOOT} , which triggers the device boot-up sequence.

WAKE pin should be connected to ground via 2 cascaded diodes. Please refer to the typical application (Figure 6) for detailed around circuits.

To enter ship mode from normal mode, the SHUT_A and SHUT_B bits in the SYS_CTRL1 register must be consecutively written in a specific sequence:

Write #1: SHUT_A = 0, SHUT_B = 1

Write #2: SHUT_A = 1, SHUT_B 0

Note that SHUT_A and SHUT_B should each be in a 0 state before executing the shutdown command above. If this specific sequence is entered into the device, the device transitions into ship mode. Any other sequence written to the SHUT_A and SHUT_B bits or incorrect entry of either of the two patterns will prevent the device from entering ship mode.

The device will enter ship mode during a POR event, but this is not a recommended method of ship mode entry. If the supply voltage falls below V_{SHUT} and then back up above V_{POR} , the device defaults into the SHIP mode state. This is similar to an initial pack assembly condition. To exit ship mode into normal mode, the device must follow the standard boot sequence by applying a voltage greater than the V_{BOOT} threshold on the TS1/WAKE pin.

TYPICAL APPLICATIONS




Figure 6. Typical Application

REGISTER MAPS

Summary Register Map

NAME	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0	
SYS_STAT	0x00	CC_READY	RSVD	DEV_READY	OVRD_ALERT	UV	OV	SCD	OCD1	
CELL_BAL1	0x01	RSVD			CB[5:1]					
CELL_BAL2	0x02	RSVD				CB[7:6]		RSVD		
CELL_BAL3	0x03	RSVD		CB[10]	RSVD		CB[9:8]		RSVD	
SYS_CTRL1	0x04	LOAD_PRESENT	RSVD	IADC_EN	VADC_EN	TEMP_SEL	BAT_SEL	SHUT_A	SHUT_B	
SYS_CTRL2	0x05	RSVD	CC_EN	CC_ONESHOT	SETTLE[1:0]		CC_SRC	DSG_ON	CHG_ON	
PROTECT1	0x06	RSNS	RSVD		SCD_DLY[1:0]		SCD_THD[2:0]			
PROTECT2	0x07	RSVD	OCD_DLY[2:0]			OCD_THD[3:0]				
PROTECT3	0x08	UV_DLY[1:0]		OV_DLY[1:0]		RSVD				
OV_TRIP	0x09	OV_THD[7:0]								
UV_TRIP	0x0A	UV_THD[7:0]								
SYNC_STATE	0x0B	RSVD			VCHNL[4:0]					
VC1_HI	0x0C	ADC[15:8]								
VC1_LO	0x0D	ADC[7:0]								
VC2_HI	0x0E	ADC[15:8]								
VC2_LO	0x0F	ADC[7:0]								
VC3_HI	0x10	ADC[15:8]								
VC3_LO	0x11	ADC[7:0]								
VC4_HI	0x12	ADC[15:8]								
VC4_LO	0x13	ADC[7:0]								
VC5_HI	0x14	ADC[15:8]								
VC5_LO	0x15	ADC[7:0]								
VC6_HI	0x1A	ADC[15:8]								
VC6_LO	0x1B	ADC[7:0]								
VC7_HI	0x1C	ADC[15:8]								
VC7_LO	0x1D	ADC[7:0]								
VC8_HI	0x22	ADC[15:8]								
VC8_LO	0x23	ADC[7:0]								
VC9_HI	0x24	ADC[15:8]								
VC9_LO	0x25	ADC[7:0]								
VC10_HI	0x40	ADC[15:8]								
VC10_LO	0x41	ADC[7:0]								
BAT_HI	0x2A	ADC[15:8]								
BAT_LO	0x2B	ADC[7:0]								
TS1_HI	0x2C	ADC[15:8]								
TS1_LO	0x2D	ADC[7:0]								
TS2_HI	0x2E	ADC[15:8]								
TS2_LO	0x2F	ADC[7:0]								
TS3_HI	0x30	ADC[15:8]								
TS3_LO	0x31	ADC[7:0]								
CC_HI	0x32	ADC[15:8]								
CC_LO	0x33	ADC[7:0]								
CUR_HI	0x34	CUR_ADC[15:8]								
CUR_LO	0x35	CUR_ADC[7:0]								
REF_HI	0x44	ADC[15:8]								
REF_LO	0x45	ADC[7:0]								

REGISTER MAPS (continued)

NAME	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0	
SYS_STAT2	0x48	OTINT	UTINT	OTD	UTD	OTC	UTC	OCC	OCD2	
SYS_STAT3	0x49	RSVD					OTP	OVF	HWD	
SYS_STAT4	0x4A	CUV_F16	CUV_F15	CUV_F14	CUV_F13	CUV_F12	CUV_F11	CUV_F10	CUV_F9	
SYS_STAT5	0x4B	CUV_F8	CUV_F7	CUV_F6	CUV_F5	CUV_F4	CUV_F3	CUV_F2	CUV_F1	
SYS_STAT6	0x4C	COV_F16	COV_F15	COV_F14	COV_F13	COV_F12	COV_F11	COV_F10	COV_F9	
SYS_STAT7	0x4D	COV_F8	COV_F7	COV_F6	COV_F5	COV_F4	COV_F3	COV_F2	COV_F1	
SYS_STAT8	0x4E	RSVD	UTC_F3	UTC_F2	UTC_F1	RSVD	OTC_F3	OTC_F2	OTC_F1	
SYS_STAT9	0x4F	RSVD	UTD_F3	UTD_F2	UTD_F1	RSVD	OTD_F3	OTD_F2	OTD_F1	
REG_CFG	0x5E	FUSE_SET	FUSE_CLR	EN_2LVL	RSVD		LDO_CFG[2:0]			
PROT_EN	0x5F	OTINT_EN	UTINT_EN	UTD_EN	OTD_EN	UTC_EN	OTC_EN	OCC_EN	OCD2_EN	
OCD2_THD	0x60	RSVD	OCD2_THD[6:0]							
OCD2_DLY	0x61	RSVD	OCD2_DLY[6:0]							
OCC_THD	0x62	RSVD		OCC_THD[5:0]						
OCC_DLY	0x63	OCC_DLY[7:0]								
OTC_THD_HI	0x64	OTC_THD[15:8]								
OTC_THD_LO	0x65	OTC_THD[7:0]								
OTC_DLY	0x66	OTC_DLY[7:0]								
OTD_THD_HI	0x67	OTD_THD[15:8]								
OTD_THD_LO	0x68	OTD_THD[7:0]								
OTD_DLY	0x69	OTD_DLY[7:0]								
UTC_THD_HI	0x6A	UTC_THD[15:8]								
UTC_THD_LO	0x6B	UTC_THD[7:0]								
UTC_DLY	0x6C	UTC_DLY[7:0]								
UTD_THD_HI	0x6D	UTD_THD[15:8]								
UTD_THD_LO	0x6E	UTD_THD[7:0]								
UTD_DLY	0x6F	UTD_DLY[7:0]								
OTINT_THD_HI	0x70	OTINT_THD[15:8]								
OTINT_THD_LO	0x71	OTINT_THD[7:0]								
OTINT_DLY	0x72	OTINT_DLY[7:0]								
UTINT_THD_HI	0x73	UTINT_THD[15:8]								
UTINT_THD_LO	0x74	UTINT_THD[7:0]								
UTINT_DLY	0x75	UTINT_DLY[7:0]								
HWD_DLY	0x76	HWD_DLY[7:0]								
FUSE_BT	0x77	FUSE_BT[7:0]								
MANU_ID_HI	0x7A	MANU_ID[15:8]								
MANU_ID_LO	0x7B	MANU_ID[7:0]								

REGISTER MAPS (continued)

Bit Types:

R: Read only

W: Write only

R/W: Read/Write

W1C: Write 1 to clear

Detailed Registers**0x00: SYS_STAT Register**

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	CC_READY	R/W	0	If CC_SRC = 0, a fresh coulomb counter reading is available. If CC_SRC = 1, a fresh current reading is available. Note that if this bit is not cleared between two adjacent CC readings, it will remain latched to 1 and can only be cleared by the host. 0 = Fresh CC/CUR reading is not available or this bit is cleared by host 1 = Fresh CC/CUR reading is available. Remains latched high until cleared
D[6]	RSVD	R/W	0	Reserved
D[5]	DEV_RDY	R/W	1	Device Ready Bit. The host should wait the device ready bit change to 0 and can start monitor function.
D[4]	OVRD_ALERT	R/W	0	External Pull-Up on the ALERT Pin Indicator. Only active when ALERT pin is not already being driven high by the AFE itself. 0 = No external override detected 1 = External override detected. Remains latched high until cleared by host
D[3]	UV	R/W	0	Under-Voltage Fault Event Indicator 0 = No UV fault is detected 1 = UV fault is detected. Remains latched high until cleared by the host
D[2]	OV	R/W	0	Over-Voltage Fault Event Indicator 0 = No OV fault is detected 1 = OV fault is detected. Remains latched high until cleared by the host
D[1]	SCD	R/W	0	Short-Circuit During Discharge Fault Event Indicator 0 = No SCD fault is detected 1 = SCD fault is detected. Remains latched high until cleared by the host
D[0]	OCD1	R/W	0	Over-Current During Discharge Fault (OCD1) Event Indicator 0 = No OCD1 fault is detected 1 = OCD1 fault is detected. Remains latched high until cleared by the host

0x01: CELL_BAL1 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:5]	RSVD	R/W	000	Reserved
D[4:0]	CB[5:1]	R/W	00000	Cell5 to Cell1 Balancing on, High Enable

0x02: CELL_BAL2 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:4]	RSVD	R/W	0000	Reserved
D[3:2]	CB[7:6]	R/W	00	Cell7 to Cell6 Balancing on, High Enable
D[1:0]	RSVD	R/W	00	Reserved

0x03: CELL_BAL3 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:6]	RSVD	R/W	00	Reserved
D[5]	CB[10]	R/W	0	Cell10 Balancing on, High Enable
D[4:3]	RSVD	R/W	00	Reserved
D[2:1]	CB[9:8]	R/W	0	Cell9 to Cell8 Balancing on, High Enable
D[0]	RSVD	R/W	0	Reserved

REGISTER MAPS (continued)

0x04: SYS_CTRL1 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	LOAD_PRESENT	R/W	0	Valid only when CHG_ON = 0. When the CHG pin voltage is detected higher than VLOAD_DETECT, Bit [7] will be active high, external load is present. This bit is read-only and will be automatically cleared when load is removed. 0 = CHG pin < V _{LOAD_DETECT} or CHG_ON = 1 1 = CHG pin > V _{LOAD_DETECT} or CHG_ON = 0
D[6]	RSVD	R/W	0	Reserved
D[5]	IADC_EN	R/W	0	IADC Enable, Active-High 0 = Disable current monitor 1 = Enable current monitor
D[4]	VADC_EN	R/W	0	VADC Enable, Active-High 0 = Disable voltage and temperature ADC readings (also disable OV protection) 1 = Enable voltage and temperature ADC readings (also enable OV protection)
D[3]	TEMP_SEL	R/W	0	TS1_HI and TS1_LO Temperature Source 0 = Store internal die temperature in TS1_HI and TS1_LO 1 = Store TS1/WAKE thermistor reading in TS1_HI and TS1_LO
D[2]	BAT_SEL	R/W	0	BAT_HI and BAT_LO Source 0 = Sum of all battery cells 1 = Direct capture VC10 pin voltage
D[1]	SHUT_A	R/W	0	Shutdown Commands from Host Microcontroller. Must be written in a specific sequence, shown below = start from SHUT_A = 0, SHUT_B = 0 write #1 = SHUT_A = 0, SHUT_B = 1 write #2 = SHUT_A = 1, SHUT_B = 0
D[0]	SHUT_B	R/W	0	

0x05: SYS_CTRL2 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSVD	R/W	0	Reserved and should be kept at 0.
D[6]	CC_EN	R/W	0	Coulomb Counter Continuous Operation Enable Command. If set high, CC_ONESHOT bit is ignored. 0 = Disable CC continuous readings 1 = Enable CC continuous readings and ignore CC_ONESHOT state
D[5]	CC_ONESHOT	R/W	0	Trigger Single Coulomb Counter Conversion Command. After set this bit, the coulomb counter will convert one time, and then turned back off. if CC_SRC set to 0, the CC_READY bit will be set to 1 after the coulomb counter conversion finished. 0 = No action 1 = Enable single CC reading (only valid if CC_EN = 0 and CC_READY = 1)
D[4:3]	SETTLE[1:0]	R/W	00	Settle Time: the settle time for each slot in normal mode 0x0 = 0.976ms settle time, filter average 8 times, total conversion time is 251ms 0x1 = 4.883ms settle time, filter average 8 times, total conversion time is 333ms 0x2 = 8.789ms settle time, filter average 4 times, total conversion time is 333ms 0x3 = 11.712ms settle time, no average, total conversion time is 333ms
D[2]	CC_SRC	R/W	0	CC FLAG Source 0 = Column counting conversion ready as CC_READY source 1 = Current conversion ready as CC_READY source
D[1]	DSG_ON	R/W	0	Discharge FET Driver or Discharge Signal Control 0 = DSG is off 1 = DSG is on
D[0]	CHG_ON	R/W	0	Charge FET Driver Control 0 = CHG is off 1 = CHG is on

REGISTER MAPS (continued)

0x06: PROTECT1 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSNS	R/W	0	Allows for doubling the OCD and SCD threshold simultaneously.
D[6:5]	RSVD	R/W	00	Reserved
D[4:3]	SCD_DLY[1:0]	R/W	0	Short-Circuit in Discharge Delay Setting. 0x0 = 173µs 0x1 = 199µs 0x2 = 297µs 0x3 = 482µs
D[2:0]	SCD_THD[2:0]	R/W	0	Shout-Circuit in Discharge Threshold Setting. 0x0 = 44mV (RSNS = 1), 22mV (RSNS = 0) 0x1 = 66mV (RSNS = 1), 33mV (RSNS = 0) 0x2 = 88mV (RSNS = 1), 44mV (RSNS = 0) 0x3 = 110mV (RSNS = 1), 55mV (RSNS = 0) 0x4 = 132mV (RSNS = 1), 66mV (RSNS = 0) 0x5 = 154mV (RSNS = 1), 77mV (RSNS = 0) 0x6 = 176mV (RSNS = 1), 88mV (RSNS = 0) 0x7 = 198mV (RSNS = 1), 99mV (RSNS = 0)

0x07: PROTECT2 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSVD	R/W	0	Reserved
D[6:4]	OCD_DLY[2:0]	R/W	0	Over-Current in Discharging Delay Setting. 0x0 = 8ms 0x1 = 20ms 0x2 = 40ms 0x3 = 80ms 0x4 = 160ms 0x5 = 320ms 0x6 = 640ms 0x7 = 1280ms
D[3:0]	OCD_THD[3:0]	R/W	0	Over-Current in Discharge Threshold. 0x0 = 12mV (RNS = 1), 6mV (RNS = 0) 0x1 = 18mV (RNS = 1), 9mV (RNS = 0) 0x2 = 24mV (RNS = 1), 12mV (RNS = 0) 0x3 = 30mV (RNS = 1), 15mV (RNS = 0) 0x4 = 36mV (RNS = 1), 18mV (RNS = 0) 0x5 = 42mV (RNS = 1), 21mV (RNS = 0) 0x6 = 48mV (RNS = 1), 24mV (RNS = 0) 0x7 = 54mV (RNS = 1), 27mV (RNS = 0) 0x8 = 60mV (RNS = 1), 30mV (RNS = 0) 0x9 = 66mV (RNS = 1), 33mV (RNS = 0) 0xA = 72mV (RNS = 1), 36mV (RNS = 0) 0xB = 78mV (RNS = 1), 39mV (RNS = 0) 0xC = 84mV (RNS = 1), 42mV (RNS = 0) 0xD = 90mV (RNS = 1), 45mV (RNS = 0) 0xE = 96mV (RNS = 1), 48mV (RNS = 0) 0xF = 102mV (RNS = 1), 51mV (RNS = 0)

REGISTER MAPS (continued)

0x08: PROTECT3 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:6]	UV_DLY[1:0]	R/W	0	Under-Voltage Delay Setting. 0x0 = 1s 0x1 = 4s 0x2 = 8s 0x3 = 16s
D[5:4]	OV_DLY[1:0]	R/W	0	Over-Voltage Delay Setting. 0x0 = 1s 0x1 = 2s 0x2 = 4s 0x3 = 8s
D[3:0]	RSVD	R/W	0000	Reserved

0x09: OV_TRIP Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OV_THD[7:0]	R/W	10101100	Middle 8 bits of the direct ADC mapping of the desired OV protection threshold, with upper 2MSB set to 10 and lower 6LSB set to 100000. The equivalent OV threshold is mapped to: 10_OV_THD<7:0>_100000. By default, OV_TRIP is configured to 0xAC setting.

0x0A: UV_TRIP Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UV_THD[7:0]	R/W	10010111	Middle 8 bits of the direct ADC mapping of the desired UV protection threshold, with upper 2MSB set to 01 and lower 6LSB set to 000000. The equivalent UV threshold is mapped to: 01_UV_THD<7:0>_000000. By default, UV_TRIP is configured to 0x97 setting.

0x0B: SYNC_STATE Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:5]	RSVD	R	000	Reserved
D[4:0]	VCHNL[4:0]	R	00000	0x00 = Empty Channel 0x09 = EXTS3 0x0A = EXTS2 0x0B = EXTS1 0x0C = EXTS0 0x0D = Die Temperature 0x0E = Internal V _{REF} Channel 0x0F = V _{BAT} Channel 0x10 = V _{CELL1} 0x11 = V _{CELL2} 0x12 = V _{CELL3} 0x13 = V _{CELL4} 0x14 = V _{CELL5} 0x15 = V _{CELL6} 0x16 = V _{CELL7} 0x17 = V _{CELL8} 0x18 = V _{CELL9} 0x19 = V _{CELL10}

REGISTER MAPS (continued)

0x0C ~ 0x15 (VCx_HI, VCx_LO, x = 1, 2, 3, 4, 5), 0x1A ~ 0x1D (VCx_HI, VCx_LO, x = 6, 7), 0x22 ~ 0x25 (VCx_HI, VCx_LO, x = 8, 9), 0x40 ~ 0x41 (VCx_HI, VCx_LO, x = 10): VCx_HI and VCx_LO Registers

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	VCx_HI[15:8]	R	00000000	Voltage Readout for Cell0 to Cell10. Always returned as an atomic value if both high and low registers are read in the same transaction.
D[7:0]	VCx_LO[7:0]	R	00000000	

0x2A ~ 0x2B: BAT_HI and BAT_LO Registers

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	BAT_HI[15:8]	R	00000000	Battery Voltage Readout for BAT or Sum of Cell Voltage
D[7:0]	BAT_LO[7:0]	R	00000000	

0x2C ~ 0x2D: TS1_HI and TS1_LO Registers

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	TS1_HI[15:8]	R	00000000	Die Temperature. Thermistor Voltage Readout for TS1. Determined by TEMP_SEL bit of SYS_CTRL1 register.
D[7:0]	TS1_LO[7:0]	R	00000000	

0x2E ~ 0x2F: TS2_HI and TS2_LO Registers

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	TS2_HI[15:8]	R	00000000	Thermistor Voltage Readout for TS2
D[7:0]	TS2_LO[7:0]	R	00000000	

0x30 ~ 0x31: TS3_HI and TS3_LO Registers

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	TS3_HI[15:8]	R	00000000	Thermistor Voltage Readout for TS3
D[7:0]	TS3_LO[7:0]	R	00000000	

0x32 ~ 0x33: CC_HI and CC_LO Registers

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	CC_HI[15:8]	R	00000000	Coulomb Counter Readout
D[7:0]	CC_LO[7:0]	R	00000000	

0x34 ~ 0x35: CUR_HI and CUR_LO Registers

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	CUR_HI[15:8]	R	00000000	Current Readout
D[7:0]	CUR_LO[7:0]	R	00000000	

REGISTER MAPS (continued)**0x44 ~ 0x45: REF_HI and REF_LO Registers**

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[15:8]	REF_HI[15:8]	R	00000000	Reference Voltage Readout for VREF2
D[7:0]	REF_LO[7:0]	R	00000000	

0x48: SYS_STAT2 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	OTINT	R/W1C	0	Internal Temperature Sensor Over-Temperature Fault Event Indicator 0 = No OTINT fault is detected 1 = OTINT fault is detected. Remains latched high until cleared by the host
D[6]	UTINT	R/W1C	0	Internal Temperature Sensor Under-Temperature Fault Event Indicator 0 = No UTINT fault is detected 1 = UTINT fault is detected. Remains latched high until cleared by the host
D[5]	OTD	R/W1C	0	Thermistor Over-Temperature during Discharging Fault Event Indicator 0 = No OTD fault is detected 1 = OTD fault is detected. Remains latched high until cleared by the host
D[4]	UTD	R/W1C	0	Thermistor Under-Temperature during Discharging Fault Event Indicator 0 = No UTD fault is detected 1 = UTD fault is detected. Remains latched high until cleared by the host
D[3]	OTC	R/W1C	0	Thermistor Over-Temperature during Charging Fault Event Indicator 0 = No OTC fault is detected 1 = OTC fault is detected. Remains latched high until cleared by the host
D[2]	UTC	R/W1C	0	Thermistor Under-Temperature during Charging Fault Event Indicator 0 = No UTC fault is detected 1 = UTC fault is detected. Remains latched high until cleared by the host
D[1]	OCC	R/W1C	0	Over-Current during Charging Fault Event Indicator 0 = No OCC fault is detected 1 = OCC fault is detected. Remains latched high until cleared by the host
D[0]	OCD2	R	0	Over-Current during Discharge Fault (OCD2) Event Indicator 0 = No OCD2 fault is detected 1 = OCD2 fault is detected. Remains latched high until cleared by the host

0x49: SYS_STAT3 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:3]	RSVD	R/W1C	00000	Reserved
D[2]	OTP	R	0	Internal LDO Over-Temperature Protection
D[1]	OVF	R/W1C	0	Calculation Overflow 0 = No overflow happened 1 = Calculation overflow happened
D[0]	HWD	R/W1C	0	Hardware Watchdog Fault Event Indicator 0 = No HWD fault is detected 1 = HWD fault is detected. Remains latched high until cleared by the host

REGISTER MAPS (continued)**0x4A: SYS_STAT4 Register**

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	CUV_F[16:9]	R	00000000	Cellx CUV Status (x = 9 ~ 16)

0x4B: SYS_STAT5 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	CUV_F[8:1]	R	00000000	Cellx CUV Status (x = 1 ~ 8)

0x4C: SYS_STAT6 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	COV_F[16:9]	R	00000000	Cellx COV Status (x = 9 ~ 16)

0x4D: SYS_STAT7 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	COV_F[8:1]	R	00000000	Cellx COV Status (x = 1 ~ 8)

0x4E: SYS_STAT8 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSVD	R	0	Reserved
D[6:4]	UTC_F[3:1]	R	000	NTC Under-Temperature in Charging Fail, x = (1 ~ 3)
D[3]	RSVD	R	0	Reserved
D[2:0]	OTC_F[3:1]	R	000	NTCx Over-Temperature in Charging Fail (x = 1 ~ 3)

0x4F: SYS_STAT9 Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSVD	R	0	Reserved
D[6:4]	UTD_F[3:1]	R	000	NTC Under-Temperature in Discharging Fail, x = (1 ~ 3)
D[3]	RSVD	R	0	Reserved
D[2:0]	OTD_F[3:1]	R	000	NTCx Over-Temperature in Discharging Fail (x = 1 ~ 3)

0x5E: REG_CFG Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	FUSE_SET	W1C	0	Fuse Blower Enable
D[6]	FUSE_CLR	W1C	0	Fuse Blower Disable
D[5]	EN_2LVL	W1C	0	OVRD ALERT Enable
D[4:3]	RSVD	R/W	00	Reserved
D[2:0]	LDO_CFG[2:0]	R/W	010	REGOUT Voltage Select 0x0 = 1.8V 0x1 = 2.5V 0x2 = 3.0V (default) 0x3 = 3.3V 0x4 = 5.0V

REGISTER MAPS (continued)**0x5F: PROT_EN Register**

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	OTINT_EN	R/W	0	OTINT_EN Bit 1 = Enabled. 0 = Disabled.
D[6]	UTINT_EN	R/W	0	UTINT_EN Bit 1 = Enabled. 0 = Disabled.
D[5]	UTD_EN	R/W	0	UTD_EN Bit 1 = Enabled 0 = Disabled
D[4]	OTD_EN	R/W	0	OTD_EN Bit 1 = Enabled 0 = Disabled
D[3]	UTC_EN	R/W	0	UTC_EN Bit 1 = Enabled 0 = Disabled
D[2]	OTC_EN	R/W	0	OTC_EN Bit 1 = Enabled 0 = Disabled
D[1]	OCC_EN	R/W	0	OCC_EN Bit 1 = Enabled 0 = Disabled
D[0]	OCD2_EN	R/W	0	OCD2_EN Bit 1 = Enabled 0 = Disabled

0x60: OCD2_THD Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSVD	R/W	0	Reserved
D[6:0]	OCD2_THD[6:0]	R/W	0000000	When OCD2_THD is not 0x0, OCD2 is enabled, and OCD2 value is from 2 to 100 with 2mV per step.

0x61: OCD2_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSVD	R/W	0	Reserved
D[6:0]	OCD2_DLY[6:0]	R/W	0000000	OCD2 value is from 1 to 127 with 3ms per step.

0x62: OCC_THD Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:6]	RSVD	R/W	00	Reserved
D[5:0]	OCC_THD[5:0]	R/W	000000	When OCC_THD is not 0x0, OCC is enabled, and OCC value is from 2 to 62, with 2mV per step.

0x63: OCC_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7]	RSVD	R/W	0	Reserved
D[6:0]	OCC_DLY[6:0]	R/W	00000000	OCC value is from 1 to 127 with 3ms per step, the delay value should not be set to 0.

REGISTER MAPS (continued)**0x64: OTC_THD_HI Register**

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTC_THD[15:8]	R/W	00000000	OTC_THD 8MSB, when OTC_THD is not 0x0, OTC is enabled

0x65: OTC_THD_LO Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTC_THD[7:0]	R/W	00000000	When OTC_THD is not 0x0, OTC is enabled.

0x66: OTC_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTC_DLY[7:0]	R/W	00000000	OTC value is from 1 to 255 with 1s per step, the delay value should not be set to 0.

0x67: OTD_THD_HI Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTD_THD[15:8]	R/W	00000000	OTD_THD 8MSB, when OTD_THD is not 0x0, OTD is enabled.

0x68: OTD_THD_LO Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTD_THD[7:0]	R/W	00000000	When OTD_THD is not 0x0, OTD is enabled.

0x69: OTD_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTD_DLY[7:0]	R/W	00000000	OTD value is from 1 to 255 with 1s per step, the delay value should not be set to 0.

0x6A: UTC_THD_HI Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTC_THD[15:8]	R/W	00000000	UTC_THD 8MSB, when UTC_THD is not 0x0, UTC is enabled.

0x6B: UTC_THD_LO Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTC_THD[7:0]	R/W	00000000	When UTC_THD is not 0x0, UTC is enabled.

0x6C: UTC_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTC_DLY[7:0]	R/W	00000000	UTC value is from 1 to 255 with 1s per step, the delay value should not be set to 0.

REGISTER MAPS (continued)**0x6D: UTD_THD_HI Register**

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTD_THD[15:8]	R/W	00000000	UTD_THD 8MSB, when UTD_THD is not 0x0, UTD is enabled.

0x6E: UTD_THD_LO Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTD_THD[7:0]	R/W	00000000	When UTD_THD is not 0x0, UTD is enabled.

0x6F: UTD_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTD_DLY[7:0]	R/W	00000000	UTD value is from 1 to 255 with 1s per step, the delay value should not be set to 0.

0x70: OTINT_THD_HI Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTINT_THD[15:8]	R/W	00000000	OTINT_THD 8MSB, when OTINT_THD is not 0x0, OTINT is enabled.

0x71: OTINT_THD_LO Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTINT_THD[7:0]	R/W	00000000	When OTINT_THD is not 0x0, OTINT is enabled.

0x72: OTINT_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	OTINT_DLY[7:0]	R/W	00000000	OTINT value is from 1 to 255 with 1s per step, the delay value should not be set to 0.

0x73: UTINT_THD_HI Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTINT_THD[15:8]	R/W	00000000	UTINT_THD 8MSB, when UTINT_THD is not 0x0, UTINT is enabled.

0x74: UTINT_THD_LO Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTINT_THD[7:0]	R/W	00000000	When UTINT_THD is not 0x0, UTINT is enabled.

0x75: UTINT_DLY Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	UTINT_DLY[7:0]	R/W	00000000	UTINT value is from 1 to 255 with 1s per step, the delay value should not be set to 0.

REGISTER MAPS (continued)**0x76: HWD_DLY Register**

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	HWD_DLY[7:0]	R/W	00000000	HWD value is from 1 to 255, with 16s per step, Delay time is (HWD_DLY + 1) × 16.

0x77: FUSE_BT Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	FUSE_BT[7:0]	R/W	00000000	Fuse blower time is set from 1 to 255, with 1s per step.

0x7A: MANU_ID_HI Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	MANU_ID_HI	R	00000000	0x53

0x7B: MANU_ID_LO Register

BITS	BIT NAME	TYPE	RESET	DESCRIPTION
D[7:0]	MANU_ID_LO	R/W	00000000	0x41


REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


Changes from Original to REV.A (MAY 2026)	Page
Changed from product preview to production data.....	All

PACKAGE OUTLINE DIMENSIONS


TSSOP-30



TOP VIEW



RECOMMENDED LAND PATTERN (Unit: mm)




Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	-	-	1.200
A1	0.000	-	0.150
A2	0.800	-	1.050
b	0.170	-	0.270
c	0.090	-	0.180
D	7.700	-	7.900
E	4.300	-	4.500
E1	6.200	-	6.600
e	0.500 BSC		
L	0.450	-	0.750
θ	0°	-	8°
ccc	0.100		

NOTES:


1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions, or gate burrs.
3. Reference JEDEC MO-153.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-30	13"	16.4	6.80	8.30	1.60	4.0	8.0	2.0	16.0	Q1

DD0001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DD0002