

### GENERAL DESCRIPTION

The SGM61235C is an adaptive constant on-time control (ACOT) synchronous Buck converter with a wide input voltage range of 4.5V to 28V. This device has 3A output current capability and operates at pseudo-fixed frequency. It is an easy-to-use device with power switches and internal compensation circuit, which are all integrated in a small 6-pin package, and supports low equivalent series resistance (ESR) output capacitors. A typical 3.5ms soft-start ramp is also included to minimize the inrush current.

Protection features include cycle-by-cycle current limit, hiccup current-protection mode, output over-voltage protection and thermal shutdown in case of excessive power dissipation.

The SGM61235C enters pulse-skip mode (PSM) to improve efficiency during light load operation.

The SGM61235C is available in a Green TSOT-23-6 package.

### FEATURES

- Wide 4.5V to 28V Input Voltage Range
- 0.594V to 7V Output Voltage Range
- 3A Continuous Output Current
- Integrated 62mΩ/32mΩ Power MOSFETs
- Low Quiescent Current: 45μA (TYP)
- Shutdown Current: 2.5μA (TYP)
- 3.5ms Internal Soft-Start Time
- Pseudo-Fixed 700kHz Switching Frequency
- Adaptive Constant On-Time Mode Control
- Pulse-Skip Mode
- Hiccup Current-Protection Mode
- Output Over-Voltage Protection
- Adjustable Input Under-Voltage Lockout
- Thermal Shutdown with Auto Recovery
- Available in a Green TSOT-23-6 Package

### APPLICATIONS

- 12V Distributed Power Supply Buses
- Industrial and Consumer Applications
- White Goods
- Audio Equipment
- Set Top Boxes
- Digital Television Printers

### TYPICAL APPLICATION





Figure 1. Typical Application Circuit



**PIN CONFIGURATION**



**PIN DESCRIPTION**

PIN	NAME	TYPE	FUNCTION
1	GND	G	Device Ground Reference Pin.
2	SW	P	Switching Node. Connection point of the internal converter lower and upper power MOSFETs. Connect this pin to the output inductor and the bootstrap capacitor.
3	VIN	P	Supply Input. Connect VIN to a power source with 4.5V to 28V voltage range. Decouple VIN to GND as close as possible with a high frequency, low ESR ceramic capacitor (X5R or higher grade is recommended).
4	FB	I	Feedback Pin for Setting the Output Voltage. Tap an output feedback resistor divider to this pin.
5	EN	I	Active-High Enable Input. Device will operate if EN voltage is high and will shut down if it is low. Input UVLO level can be programmed using a resistor divider from VIN.
6	BOOT	P	Bootstrap Pin. Bootstrap supply for high-side driver. Connect a 0.1μF ceramic capacitor between BOOT and SW pins.

NOTE: I = input, P = power, G = ground.

**ELECTRICAL CHARACTERISTICS**(T<sub>J</sub> = -40°C to +125°C, V<sub>IN</sub> = 4.5V to 28V, all typical values are measured at V<sub>IN</sub> = 12V and T<sub>J</sub> = +25°C, unless otherwise noted.)







PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range	V <sub>IN</sub>		4.5		28	V
Non-Switching Quiescent Current	I <sub>Q</sub>	V <sub>EN</sub> = 5V, V <sub>FB</sub> = 1V		45	72	μA
Shutdown Supply Current	I <sub>SD</sub>	EN = GND		2.5	8.1	μA
EN Terminal Input Threshold	V <sub>IH</sub>	Rising		1.19	1.25	V
	V <sub>IL</sub>	Falling	1.07	1.16		
EN Terminal Hysteresis Current	I <sub>EN_HYS</sub>	V <sub>EN</sub> = 1.5V		1.04		μA
EN Internal Pull-Down Resistance	R <sub>EN_PD</sub>			1		MΩ
<b>Feedback</b>						
Feedback Reference Voltage	V <sub>REF</sub>		0.582	0.594	0.606	V
<b>Power Stage</b>						
High-side FET On-Resistance	R <sub>DSON_HS</sub>	V <sub>BOOT</sub> - V <sub>SW</sub> = 5V		62	103	mΩ
Low-side FET On-Resistance	R <sub>DSON_LS</sub>			32	54	mΩ
<b>Current Limit</b>						
Low-side Current Limit	I <sub>LIM_LS</sub>	V <sub>OUT</sub> = 5V, L = 4.7μH, T <sub>J</sub> = +25°C	3.4	4.6	5.5	A
<b>Input Under-Voltage Lockout</b>						
UVLO Threshold Voltage	V <sub>UVLO</sub>	Rising V <sub>IN</sub>		4.07	4.21	V
		Falling V <sub>IN</sub>	3.54	3.75		
UVLO Hysteresis	V <sub>UVLO_HYS</sub>			320		mV
<b>Over-Temperature Protection</b>						
Thermal Shutdown <sup>(1)</sup>	T <sub>SHDN</sub>	Rising temperature		160		°C
Thermal Shutdown Hysteresis <sup>(1)</sup>	T <sub>HYS</sub>			30		°C
<b>Frequency</b>						
Switching Frequency	f <sub>SW</sub>	V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 5V, continuous current mode		700		kHz
<b>Timing Requirements</b>						
Soft-Start Time	t <sub>SS</sub>			3.5		ms
<b>On-Time Timer Control</b>						
Minimum Off Time <sup>(1)</sup>	t <sub>OFF_MIN</sub>			170		ns
<b>Output Under-Voltage and Over-Voltage Protection</b>						
Output OVP Threshold	V <sub>OVP</sub>	OVP detect		112% × V <sub>REF</sub>		V
Output UVP Threshold	V <sub>UVP</sub>	Hiccup detect		50% × V <sub>REF</sub>		V
Hiccup Wait Time	N <sub>OC</sub>			512		Cycles
Hiccup Time before Restart	t <sub>OC</sub>			7		ms

NOTE:

1. Guaranteed by design.







TYPICAL PERFORMANCE CHARACTERISTICS

V<sub>IN</sub> = 12V, and V<sub>OUT</sub> = 5V, unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 12V$ , and  $V_{OUT} = 5V$ , unless otherwise noted.









**TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

$V_{IN} = 12V$ , and  $V_{OUT} = 5V$ , unless otherwise noted.









TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V<sub>IN</sub> = 12V, and V<sub>OUT</sub> = 5V, unless otherwise noted.







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 12V$ , and  $V_{OUT} = 5V$ , unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$V_{IN} = 12V$ , and  $V_{OUT} = 5V$ , unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram

**DETAILED DESCRIPTION**

**Overview**

The SGM61235C is a 28V, 3A synchronous Buck converter with over-current, short-circuit and thermal shutdown protection with auto recovery. Figure 2 shows the simplified block diagram of the SGM61235C. The two integrated MOSFET switches of the power stage (62mΩ high-side and 32mΩ low-side) can provide up to 3A of continuous current with high efficiency.

The device is powered up when  $V_{IN}$  exceeds the UVLO threshold (4.07V TYP). At light load condition, the SGM61235C enters in pulse-skip mode (PSM) to improve efficiency. At no load and with no switching, the typical operating current of SGM61235C is 45μA (TYP) and when the device is disabled by EN pin, it is only 2.5μA (TYP). The internal ripple injection minimizes the BOM cost and simplifies the design. The inrush current is also limited by an internal 3.5ms soft-start ramp.

**Adaptive Constant On-Time Control**

In conventional voltage mode control (VMC) or current mode control (CMC) converters, a fixed frequency clock timing signal generates a saw-tooth ramp that is compared with the compensation network output to adjust the PWM duty cycle (on-time) as control variable and regulate the output voltage and/or current feedback(s) to govern the control variable and keep the output regulated with fast reaction to load or  $V_{IN}$  variations. The existence of the compensator in VMC or CMC converter inherently introduces some delay in the loop response.

The adaptive constant on-time (ACOT) control differs from voltage mode control (VMC) or current mode control (CMC) in the operating without clock signal and instead utilizing hysteretic mode control. At the start of each switching cycle, the ACOT control generates a relatively constant on-time pulse when the internal comparator detects that the output voltage has dropped below the desired level. The feedback (FB) pin senses the output voltage through a resistor divider and compares it to the internal reference voltage ( $V_{REF}$ ) using a low-gain error amplifier. The amplifier output is then sent to a comparator. When the feedback voltage ( $V_{FB}$ ) falls below the amplifier output, the on-time control logic is triggered which turns on the high-side switch. ACOT control can dynamically adjust the on-time duration based on the input and output voltage, achieving a


relatively constant frequency during steady-state operation and minimizing EMI interference at some sensitive bands of certain frequencies in the system. Additionally, an internal ramp is added to the reference voltage to simulate output ripple, allowing for use with low equivalent series resistance (ESR) output capacitors.

**Enable Pin and UVLO Adjustment**

The EN pin can be used to turn the device on and off or to change the UVLO thresholds. The device is enabled when the EN pin voltage exceeds its high threshold. A low EN voltage disables the device and brings it to the shutdown state.

The EN pin is internally pulled down by a resistor (1MΩ TYP), so the device is disabled if EN pin is floated.

A Zener diode is used to clamp the EN input voltage. To enable the device, connect a pull up resistor  $R_1$  (typical 510kΩ) between EN and  $V_{IN}$ ,  $R_1$  is used to limit the quiescent current of the device for light load efficiency improvement.



**Figure 3. Adjustable VIN Under-Voltage Lockout**

The EN pull-up current is used to set the hysteresis. The pull-up current is increased by  $I_H$  when the EN pin exceeds its high threshold. Use Equations 1 and 2 to calculate the  $R_1$  and  $R_2$  values for the desired UVLO low ( $V_{UV\_L}$ ) and high ( $V_{UV\_H}$ ) thresholds.

$$R_1 = \frac{V_{UV\_H} - V_{IH}}{V_{IH}} \times \frac{V_{UV\_H} \times V_{IL} - V_{UV\_L} \times V_{IH}}{I_H \times V_{UV\_H}} \quad (1)$$

$$R_2 = \frac{R_{PD} \times (V_{UV\_H} \times V_{IL} - V_{UV\_L} \times V_{IH})}{R_{PD} \times I_H \times V_{UV\_H} + V_{UV\_L} \times V_{IH} - V_{UV\_H} \times V_{IL}} \quad (2)$$

where:

$$I_H = 1.04\mu A \text{ (TYP)}$$

$$V_{IL} = 1.16V \text{ (TYP)}$$

$$V_{IH} = 1.19V \text{ (TYP)}$$

**DETAILED DESCRIPTION (continued)****Bootstrap Voltage (BOOT)**

To power the upper switch gate driver, a voltage higher than  $V_{IN}$  is needed. Bootstrap technique is used to provide this voltage from the switching node by using a  $0.1\mu\text{F}$  bootstrap capacitor between SW and BOOT pins along with an internal bootstrap diode. The voltage is internally regulated for driving the high-side switch. An X5R or X7R ceramic capacitor is recommended for  $C_{BOOT}$  to have stable capacitance against temperature and voltage variations.

**Output Voltage Programming**

The output voltage is set by a resistor divider between  $V_{OUT}$  and GND that is tapped to the FB pin. It is recommended to use 1% or higher quality resistors with low thermal tolerance for an accurate and thermally stable output voltage.

Use Equation 3 and Figure 4 to calculate the output voltage. Lower divider resistor values increase loss and reduce light load efficiency. Consider larger resistors to improve efficiency at light load, and start with  $100\text{k}\Omega$  for the upper resistor ( $R_{FB1}$ ). Note that if  $R_{FB1}$  is too high ( $> 1\text{M}\Omega$ ), the FB pin leakage current and other noises can easily affect the accuracy and performance of the regulator.

$$V_{OUT} = V_{REF} \times \left[ \frac{R_{FB1}}{R_{FB2}} + 1 \right] \quad (3)$$




Figure 4. Adjustable Output Voltage

**Internal Voltage Reference and Soft-Start**

The SGM61235C device has an internal  $0.594\text{V}$  reference ( $V_{REF}$ ) to program the output at the desired level. When the converter starts (or is enabled), an internal ramp voltage begins to rise from near  $0\text{V}$  to slightly above  $0.594\text{V}$  with a ramp time of  $3.5\text{ms}$ . The lower of  $V_{REF}$  and this ramp is used as reference for

the error amplifier, therefore, during startup the ramp provides a soft-start for the output. The soft-start is essential to prevent high inrush currents caused by rapid increase of output voltage across output capacitors and the load.

**Over-Current and Short-Circuit Protection**

The SGM61235C supports overload mode. When the output current continues overload during the system power-up, the SGM61235C exports the maximized power and limits the maximum valley current of the low-side FET switch. The device keeps in cycle-by-cycle limit to meet the system's power request. As the load increases continuously, the output voltage decreases. If the output voltage drops to 50% of  $V_{REF}$  and the current of the low-side switch is higher than the low-side current limit for 512 consecutive cycles, the hiccup current-protection mode will be activated. In hiccup mode, the regulator is shut down and kept off for  $7\text{ms}$  typically before the SGM61235C tries to start again. If over-current or a short-circuit fault condition still exists, the hiccup mode will repeat until the fault condition is removed. Hiccup mode can help to reduce power dissipation and prevent overheating and potential damage to the device.

**Output Over-Voltage Protection (OVP)**

An over-voltage protection is included in the device to minimize the output voltage overshoots that may occur after recovery from an output fault or a large unloading transient. The FB pin voltage is compared with the OVP thresholds. If the  $V_{FB}$  exceeds 112% of the  $V_{REF}$ , the high-side switch is forced to turn off, and the low-side switch is turned on until zero cross current limit. When the  $V_{FB}$  falls below 106% of the  $V_{REF}$ , the high-side switch is allowed to turn on again.

**Light Load Operation with Pulse-Skip Mode**


When SGM61235C operates in discontinuous conduction mode (DCM) with light loads, it goes into the pulse-skip mode (PSM) in which internal power dissipation is significantly reduced. Moreover, the operating frequency starts to drop depending on the load. At very light load and when the off-time exceeds  $18\mu\text{s}$ , device goes to the sleep mode to lower internal dissipation.

**DETAILED DESCRIPTION (continued)**

The details are explained in Figure 5 that shows the timings of the ACOT control in DCM. Inductor current ( $I_L$ ) is monitored with a zero-crossing detector and when  $I_L$  crosses the zero and  $V_{FB} > V_{REF\_EA}$  (the output of the low-gain error amplifier), both high-side and low-side MOSFETs are turned off. They will not turn on again until the  $V_{FB}$  falls below  $V_{REF\_EA}$  and triggers a new on-time pulse. During this off-time period, all non-essential circuits are shut down to minimize losses and the load is supplied by the output capacitor stored energy. The control circuitry wakes up when the new on-pulse is triggered. When the time from low-side pulse off to next high-side pulse on ( $t_1$ ) is longer than  $18\mu s$ , the device goes into sleep mode in which the system current dissipation is only about  $45\mu A$ .

**Thermal Shutdown**

If the junction temperature exceeds  $+160^\circ C$  (TYP), the device is forced to stop switching. It will recover automatically when  $T_J$  falls below the recovery threshold.



**Figure 5. Pulse-Skip Mode in DCM**

APPLICATION INFORMATION




Figure 6. A Reference Design for 5V/3A Application

The design method and component selection for the SGM61235C Buck converter is explained in this section. Schematic of a basic design is shown in Figure 6. Only a few external components are needed to provide a constant output voltage from a wide input voltage range.

The external components are designed based on the application requirements and device stability. Some suitable output filters (L and C<sub>OUT</sub>) along with C<sub>FF</sub> and divider resistor values are provided in Table 1 to simplify component selection.

Table 1. Recommended Component Values

V <sub>OUT</sub> (V)	L (μH)	C <sub>4</sub> + C <sub>5</sub> (μF)	R <sub>3</sub> (kΩ)	R <sub>4</sub> (kΩ)	C <sub>6</sub> (pF)
0.6	1	94	100	--	56
3.3	4.7	44	100	22.1	56
5	4.7	44	100	13.7	56
6.5	4.7	33	100	10	22

Design Requirements

A typical application circuit for the SGM61235C as a Buck converter is shown in Figure 6. It is used for converting an 8V to 28V supply voltage to a lower voltage level supply voltage (5V) suitable for the system. The design parameters given in Table 2 are used for this design example.

Table 2. Design Parameters

Design Parameters	Example Values
Input Voltage	12V (TYP), 8V to 28V
Start Input Voltage (Rising V <sub>IN</sub> )	8V
Stop Input Voltage (Falling V <sub>IN</sub> )	7V
Input Ripple Voltage	360mV, 3% of V <sub>IN_TYP</sub>
Output Voltage	5V
Output Voltage Ripple	50mV, 1% of V <sub>OUT</sub>
Output Current Rating	3A
Transient Response, 1.5A to 3A Load Step	250mV, 5% of V <sub>OUT</sub>
Operation Frequency	700kHz

Input Capacitor Selection

A high-quality ceramic capacitor (X5R or X7R or better dielectric grade) must be used for input decoupling of the SGM61235C. Additional bulk capacitance may also be required for the VIN input, for example, when the SGM61235C is more than 5cm away from the input source. The VIN capacitor ripple current rating must also be greater than the maximum input current ripple. The input current ripple can be calculated using Equation 4 and the maximum value occurs at 50% duty cycle. Using the design example values, I<sub>OUT</sub> = 3A, yields an RMS input ripple current of 1.479A.

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \frac{(V_{IN} - V_{OUT})}{V_{IN}}} = I_{OUT} \times \sqrt{D \times (1-D)} \quad (4)$$

For this design, a ceramic capacitor with at least 50V voltage rating is required to support the maximum input voltage. So, a 10μF/50V capacitor is selected for VIN to cover all DC bias, thermal and aging de-ratings. The input capacitance determines the regulator input voltage ripple. This ripple can be calculated from Equation 5. In this example, the total effective capacitance of the 10μF/50V capacitor is around 4μF at 12V input, and the input voltage ripple is 260mV.

$$\Delta V_{IN} = \frac{I_{OUT} \times D \times (1-D)}{C_{IN} \times f_{SW}} \quad (5)$$

It recommended placing an additional small size 0.1μF ceramic capacitor right beside VIN and GND pins for high frequency filtering.

## APPLICATION INFORMATION (continued)

## Inductor Selection

Equation 6 is conventionally used to calculate the output inductance of a Buck converter. The ratio of inductor current ripple ( $\Delta I_L$ ) to the maximum output current ( $I_{OUT}$ ) is represented as  $K_{IND}$  factor ( $\Delta I_L/I_{OUT}$ ). The inductor ripple current is bypassed and filtered by the output capacitor and the inductor DC current is passed to the output. Inductor ripple is selected based on a few considerations. The peak inductor current ( $I_{OUT} + \Delta I_L/2$ ) must have a safe margin from the saturation current of the inductor in the worst-case conditions especially if a hard-saturation core type inductor (such as ferrite) is chosen. The ripple current also affects the selection of the output capacitor.  $C_{OUT}$  RMS current rating must be higher than the inductor RMS ripple. Typically, a 40% ripple is selected ( $K_{IND} = 0.4$ ).

$$L = \frac{V_{IN\_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN\_MAX} \times f_{SW}} \quad (6)$$

In this example, the calculated inductance will be 4.89 $\mu$ H with  $K_{IND} = 0.4$ , so the nearest inductance of 4.7 $\mu$ H is selected. The ripple, RMS and peak inductor current calculations are summarized in Equations 7, 8 and 9 respectively.

$$\Delta I_L = \frac{V_{IN\_MAX} - V_{OUT}}{L} \times \frac{V_{OUT}}{V_{IN\_MAX} \times f_{SW}} \quad (7)$$

$$I_{L\_RMS} = \sqrt{I_{OUT}^2 + \frac{\Delta I_L^2}{12}} \quad (8)$$

$$I_{L\_PEAK} = I_{OUT} + \frac{\Delta I_L}{2} \quad (9)$$

Note that during startup, load transients or fault conditions, the peak inductor current may exceed the calculated  $I_{L\_PEAK}$ . Therefore, it is always safer to choose the inductor saturation current higher than the switch current limit.

## Output Capacitor Selection

The output capacitors and inductor filter the AC part of the PWM switching voltage and provide an acceptable level of output voltage ripple superimposed on the desired output DC voltage. Additionally, the capacitors store energy to assist in maintaining output voltage regulation during load transient. The output voltage ripple ( $\Delta V_{OUT}$ ) depends on the output capacitor value at the operating voltage, temperature ( $^{\circ}$ C) and its parasitic parameters (ESR and ESL):

$$\Delta V_{OUT} = \Delta I_L \times ESR + \frac{V_{IN} - V_{OUT}}{L} \times ESL + \frac{\Delta I_L}{8 \times f_{SW} \times C_{OUT}} \quad (10)$$

The voltage rating of the output capacitors should be selected with enough margins to ensure that capacitance drop (voltage and temperature de-rating) is not significant.

The type of output capacitors will determine which terms of Equation 10 are dominant. For ceramic output capacitors, the ESR and ESL are virtually zero, so the output voltage ripple will be dominated by the capacitive term. For electrolytic output capacitors, the value of capacitance is relatively high, and compared with ESR and ESL terms, the third term in Equation 10 can be ignored.

To reduce the voltage ripple, either inductance or the total capacitance is increased. Higher quality capacitors, larger inductance or using parallel capacitors can help reduce the output ripple in a design using electrolytic output capacitors.

The ESR of some commercial electrolytic capacitors can be quite high, and it is recommended using quality capacitors with the ESR or the total impedance clearly documented in the datasheet. ESR of an electrolytic capacitor may increase significantly at cold ambient temperatures with a factor of 10 or so, which increases the ripple and can deteriorate the regulator stability.

The transient response of the regulator also depends on the quantity and type of output capacitors. In general, reducing the ESR of the output capacitance will lead to a better transient response. The ESR can be minimized by simply adding more capacitors in parallel or by using higher quality capacitors. When a fast load transient of magnitude  $\Delta I_L$  and rate of  $di/dt$  occurs, the output voltage will jump or dip by a transient magnitude of  $\Delta V_{OUT}$ :

$$\Delta V_{OUT} = \Delta I_L \times ESR + \frac{di}{dt} \times ESL \quad (11)$$

Right after the transient, the inductor current remains almost constant especially for larger inductors and the transient current is carried by the capacitor. The output voltage will deviate from its nominal value for a short time depending on the system bandwidth, the inductor and the output capacitance. Eventually, the error amplifier and feedback bring the output voltage back to its nominal value.

**APPLICATION INFORMATION (continued)**

A higher bandwidth is usually preferred to get shorter settling time, however, it may be more difficult to get acceptable gain and phase margins. In this example, according to Table 1, 2 × 22μF/16V X5R ceramic capacitors with 2mΩ of ESR can meet the above conditions.

**Bootstrap Capacitor Selection**

Use a 0.1μF high-quality ceramic capacitor (X5R or X7R) with 10V or higher voltage rating for the bootstrap capacitor (C<sub>3</sub>).

**VIN UVLO Setting**

The input UVLO can be programmed by using an external voltage divider on the EN pin of the SGM61235C. In this design, R<sub>1</sub> is connected between VIN pin and EN pin and R<sub>2</sub> is connected between EN pin and GND (see Figure 6). The UVLO has two thresholds (hysteresis), one for power-up (turn-on) when the input voltage is rising and one for power-down (turn-off) when the voltage is falling. In this design, the turn-on (enable to start switching) occurs when V<sub>IN</sub> rises above 8V (UVLO rising threshold). When the regulator is working, it will not stop switching (disabled) until the input falls below 7V

(UVLO falling threshold). Equations 1 and 2 are provided to calculate the resistors. For this example, the nearest standard resistor values are R<sub>1</sub> = 649kΩ and R<sub>2</sub> = 130kΩ.

**Output Voltage Setting**

Use an external resistor divider (R<sub>3</sub> and R<sub>4</sub>) to set the output voltage using Equation 12:

$$R_4 = R_3 \times \left( \frac{V_{REF}}{V_{OUT} - V_{REF}} \right) \quad (12)$$

where V<sub>REF</sub> = 0.594V is the internal reference. For example, by choosing R<sub>3</sub> = 100kΩ, the R<sub>4</sub> value for 5V output will be calculated as 13.7kΩ.

**Feed-Forward Capacitor Selection**

The SGM61235C contains an internal compensation circuit, an internal ramp is added to reference voltage to simulate output ripple. For ultra-low output capacitance ESR (ceramic capacitor) applications, it is recommended adding a 56pF feed-forward capacitor (C<sub>6</sub>) to provide a low-impedance path for output voltage ripple and ensure minimal phase shift of the voltage ripple at the feedback node while maintaining acceptable transient response.

**LAYOUT INFORMATION**

PCB is an essential element of any switching power supply. The converter operation can be significantly disturbed due to the existence of the large and fast rising/falling voltages that can couple through stray capacitances to other signal paths, and also due to the large and fast changing currents that can interact through parasitic magnetic couplings, unless those interferences are minimized and properly managed in the layout design. Insufficient conductance in copper traces for the high current paths results in high resistive losses in the power paths and voltage errors. The following guidelines provided here are necessary to design a good layout:

- ◆ Bypass VIN pin to GND pin with low-ESR ceramic capacitors (X5R or X7R better dielectric) placed as close as possible to VIN pin.
- ◆ Use short, wide and direct traces for high-current connections (IN, SW and GND).
- ◆ Keep the BOOT-SW voltage path as short as possible.
- ◆ Place the feedback resistors as close as possible to the FB pin that is sensitive to noise.
- ◆ Minimize the area and path length of the loop formed by VIN pin, bypass capacitors connections and SW pin.




Figure 7. PCB Top Layer




Figure 8. PCB Bottom Layer

**REVISION HISTORY**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes	Page
<b>MARCH 2026 – REV.A.1 to REV.A.2</b>	
Updated package/ordering information .....	2
<b>Changes from Original (DECEMBER 2024) to REV.A</b>	
Changed from product preview to production data .....	All


# PACKAGE INFORMATION

## PACKAGE OUTLINE DIMENSIONS

### TSOT-23-6



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		
	MIN	NOM	MAX
A	-	-	1.100
A1	0.000	-	0.100
A2	0.700	-	1.000
b	0.300	-	0.500
c	0.080	-	0.200
D	2.750	-	3.050
E	1.450	-	1.750
E1	2.600	-	3.000
e	0.950 BSC		
L	0.300	-	0.600
$\theta$	0°	-	8°
ccc	0.100		


**NOTES:**

1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-193.


# PACKAGE INFORMATION

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS



### TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSOT-23-6	7"	9.5	3.20	3.10	1.10	4.0	4.0	2.0	8.0	Q3

DD0001

# PACKAGE INFORMATION

## CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

DD0002