

GENERAL DESCRIPTION

The 74LVC1G04 is a single inverter gate that can accept the supply voltage range from 1.65V to 5.5V. The device features the Boolean function $Y = \bar{A}$.


The 74LVC1G04 is capable of holding high output drive while low static power dissipation can be maintained over the supply voltage operating range.

The 74LVC1G04 is available in Green SC70-5, SOT-23-5, XTDFN-0.8×0.8-4AL and UTDFN-1.45×1-6AL packages. It operates over an ambient temperature range of -40°C to +125°C.

APPLICATIONS

- Audio Equipment
- Battery Powered Equipment
- Industrial Equipment
- Computing: Server, PC and Notebook
- Medical Equipment

LOGIC DIAGRAM



FEATURES

- Wide Supply Voltage Range: 1.65V to 5.5V
- Inputs Accept Voltages up to 5.5V
- +24mA/-24mA Output Current at $V_{CC} = 3.0V$
- Low Quiescent Current: $I_{CC} = 1\mu A$ (MAX)
- Propagation Delay:
3.5ns (TYP) at $V_{CC} = 3.3V$ and $C_L = 15pF$
- Support Partial Power-Down Mode, Live Insertion and Back-Drive Protection
- Latch-up Performance Exceeds 100mA
- -40°C to +125°C Operating Temperature Range
- Available in Green SC70-5, SOT-23-5,
XTDFN-0.8×0.8-4AL and UTDFN-1.45×1-6AL
Packages

FUNCTION TABLE

INPUT	OUTPUT
A	Y
H	L
L	H

$$Y = \bar{A}$$

H = High Voltage Level

L = Low Voltage Level


PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74LVC1G04	SC70-5	-40°C to +125°C	74LVC1G04XC5G/TR	0BYXX	Tape and Reel, 3000
	SOT-23-5	-40°C to +125°C	74LVC1G04XN5G/TR	0C2XX	Tape and Reel, 3000
	XTDFN-0.8×0.8-4AL	-40°C to +125°C	74LVC1G04XXGO4G/TR	2X	Tape and Reel, 10000
	UTDFN-1.45×1-6AL	-40°C to +125°C	74LVC1G04XUDL6G/TR	09X	Tape and Reel, 5000


MARKING INFORMATION

NOTE: XX = Date Code. X = Date Code.


SC70-5/SOT-23-5



XTDFN-0.8×0.8-4AL



UTDFN-1.45×1-6AL



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC}	-0.5V to 6.5V
Input Voltage, V _I ⁽¹⁾	-0.5V to 6.5V
Output Voltage, V _O ⁽¹⁾	
High-State or Low-State.....	-0.5V to MIN(6.5V, V _{CC} + 0.5V)
High-Impedance or Power-Off Mode	-0.5V to 6.5V
Input Clamp Current, I _{IK} (V _I < 0).....	-50mA
Output Clamp Current, I _{OK} (V _O < 0).....	-50mA
Continuous Output Current, I _O	±50mA
Continuous Current through V _{CC} or GND.....	±100mA
Junction Temperature ⁽²⁾	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s).....	+260°C
ESD Susceptibility ⁽³⁾⁽⁴⁾	
HBM.....	±5000V
CDM	±1000V

NOTES:

1. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.
3. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
4. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V _{CC}	
Operating	1.65V to 5.5V

Data Retention Only 1.5V (MIN)

Input Voltage, V_I..... 0V to 5.5VOutput Voltage, V_O..... 0V to V_{CC}

Input Transition Rise or Fall Rate, Δt/ΔV

V_{CC} = 1.8V ± 0.15V, 2.5V ± 0.2V 20ns/V (MAX)V_{CC} = 3.3V ± 0.3V 10ns/V (MAX)V_{CC} = 5.0V ± 0.5V 5ns/V (MAX)

Operating Temperature Range..... -40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION




This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATIONS

(TOP VIEW)



PIN DESCRIPTION

PIN			NAME	FUNCTION
SC70-5/SOT-23-5	XTDFN-0.8×0.8-4AL	UTDFN-1.45×1-6AL		
1	1	1, 5	NC	No Connection.
2	2	2	A	Data Input.
3	EP	3	GND	Ground.
4	3	4	Y	Data Output.
5	4	6	V _{CC}	Supply Voltage.

ELECTRICAL CHARACTERISTICS(Full = -40°C to +125°C, all typical values are measured at $T_A = +25^\circ\text{C}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS	
High-Level Input Voltage	V_{IH}	$V_{CC} = 1.65\text{V to } 1.95\text{V}$	Full	$0.67 \times V_{CC}$			V	
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	Full	1.7				
		$V_{CC} = 2.7\text{V to } 3.6\text{V}$	Full	2.0				
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	Full	$0.7 \times V_{CC}$				
Low-Level Input Voltage	V_{IL}	$V_{CC} = 1.65\text{V to } 1.95\text{V}$	Full			$0.35 \times V_{CC}$	V	
		$V_{CC} = 2.3\text{V to } 2.7\text{V}$	Full			0.7		
		$V_{CC} = 2.7\text{V to } 3.6\text{V}$	Full			0.8		
		$V_{CC} = 4.5\text{V to } 5.5\text{V}$	Full			$0.3 \times V_{CC}$		
High-Level Output Voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL}	$V_{CC} = 1.65\text{V to } 5.5\text{V}, I_{OH} = -100\mu\text{A}$	Full	$V_{CC} - 0.1$	$V_{CC} - 0.01$	V	
			$V_{CC} = 1.65\text{V}, I_{OH} = -4\text{mA}$	Full	1.2	1.55		
			$V_{CC} = 2.3\text{V}, I_{OH} = -8\text{mA}$	Full	1.9	2.15		
			$V_{CC} = 2.7\text{V}, I_{OH} = -12\text{mA}$	Full	2.2	2.5		
			$V_{CC} = 3.0\text{V}, I_{OH} = -16\text{mA}$	Full	2.4	2.7		
			$V_{CC} = 3.0\text{V}, I_{OH} = -24\text{mA}$	Full	2.3	2.7		
			$V_{CC} = 4.5\text{V}, I_{OH} = -32\text{mA}$	Full	3.8	4.2		
Low-Level Output Voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$V_{CC} = 1.65\text{V to } 5.5\text{V}, I_{OL} = 100\mu\text{A}$	Full		0.01	0.1	V
			$V_{CC} = 1.65\text{V}, I_{OL} = 4\text{mA}$	Full		0.1	0.45	
			$V_{CC} = 2.3\text{V}, I_{OL} = 8\text{mA}$	Full		0.15	0.3	
			$V_{CC} = 2.7\text{V}, I_{OL} = 12\text{mA}$	Full		0.2	0.4	
			$V_{CC} = 3.0\text{V}, I_{OL} = 16\text{mA}$	Full		0.2	0.4	
			$V_{CC} = 3.0\text{V}, I_{OL} = 24\text{mA}$	Full		0.3	0.55	
			$V_{CC} = 4.5\text{V}, I_{OL} = 32\text{mA}$	Full		0.35	0.55	
Input Leakage Current	I_I	$V_{CC} = 0\text{V to } 5.5\text{V}, V_I = 5.5\text{V}$ or GND	Full		± 0.1	± 1	μA	
Power-Off Leakage Current	I_{OFF}	$V_{CC} = 0\text{V}, V_I$ or $V_O = 5.5\text{V}$	Full		± 0.1	± 1	μA	
Supply Current	I_{CC}	$V_{CC} = 1.65\text{V to } 5.5\text{V}, V_I = 5.5\text{V}$ or GND, $I_O = 0\text{A}$	Full		0.1	1	μA	
Additional Supply Current	ΔI_{CC}	Per pin, $V_{CC} = 3.0\text{V to } 5.5\text{V}, V_I = V_{CC} - 0.6\text{V}$, $I_O = 0\text{A}$	Full		0.1	5	μA	
Input Capacitance	C_I	$V_{CC} = 3.3\text{V}, V_I = \text{GND to } V_{CC}$	+25°C		4		pF	

DYNAMIC CHARACTERISTICS

(See Figure 1 for test circuit. Full = -40°C to +125°C, all typical values are measured at T_A = +25°C and V_{CC} = 1.8V, 2.5V, 3.3V and 5.0V respectively, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS			TEMP	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNITS
Propagation Delay ⁽²⁾	t _{PD}	A to Y, see Table 1	C _L = 15pF	V _{CC} = 1.8V ± 0.15V	Full	1.0	7.0	12.0	ns
				V _{CC} = 2.5V ± 0.2V	Full	1.0	4.5	8.5	
				V _{CC} = 3.3V ± 0.3V	Full	1.0	3.5	5.5	
				V _{CC} = 5.0V ± 0.5V	Full	0.5	3.5	5.5	
			C _L = 30pF or 50pF	V _{CC} = 1.8V ± 0.15V	Full	1.5	8.0	14.0	
				V _{CC} = 2.5V ± 0.2V	Full	1.0	4.0	7.0	
				V _{CC} = 3.3V ± 0.3V	Full	1.0	4.0	7.5	
				V _{CC} = 5.0V ± 0.5V	Full	0.5	3.5	18.0	
				V _{CC} = 1.8V	+25°C		47		pF
				V _{CC} = 2.5V	+25°C		43		
				V _{CC} = 3.3V	+25°C		36		
				V _{CC} = 5.0V	+25°C		41		

NOTES:

1. Specified by design and characterization; not production tested.
2. t_{PD} is the same as t_{PLH} and t_{PHL}.
3. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o)$$

where:

f_i = Input frequency in MHz.

f_o = Output frequency in MHz.


C_L = Output load capacitance in pF.

V_{CC} = Supply voltage in Volts.

N = Number of inputs switching.

$\sum(C_L \times V_{CC}^2 \times f_o)$ = Sum of outputs.

TEST CIRCUIT



Test conditions are given in Table 1.

Definitions for test circuit:

R_L : Load resistance.

C_L : Load capacitance (includes jig and probe).

R_T : Termination resistance (equals to output impedance Z_0 of the pulse generator).


V_{EXT} : External voltage is used to measure switching times.

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions

SUPPLY VOLTAGE	INPUT		LOAD		V_{EXT}
V_{CC}	V_I	t_R, t_F	C_L	R_L	t_{PLH}, t_{PHL}
$1.8V \pm 0.15V$	V_{CC}	$\leq 2.0\text{ns}$	30pF	$1\text{k}\Omega$	Open
$2.5V \pm 0.2V$	V_{CC}	$\leq 2.0\text{ns}$	30pF	500Ω	Open
$3.3V \pm 0.3V$	$3.0V$	$\leq 2.5\text{ns}$	50pF	500Ω	Open
$5.0V \pm 0.5V$	V_{CC}	$\leq 2.5\text{ns}$	50pF	500Ω	Open

WAVEFORMS



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 2. Input (A) to Output (Y) Propagation Delays

Table 2. Measurement Points

SUPPLY VOLTAGE	INPUT		OUTPUT
V_{CC}	V_I	$V_M^{(1)}$	V_M
$1.8V \pm 0.15V$	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
$2.5V \pm 0.2V$	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
$3.3V \pm 0.3V$	$3.0V$	$1.5V$	$1.5V$
$5.0V \pm 0.5V$	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$

NOTE:

1. The measurement points should be V_{IH} or V_{IL} when the input rising or falling time exceeds 2.5ns.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

MARCH 2025 – REV.A.1 to REV.A.2	Page
Updated V_{OH} typical value when $V_{CC} = 4.5V$, $I_{OH} = -32mA$ in ELECTRICAL CHARACTERISTICS section.....	4
Added notes about ESD susceptibility	2



MARCH 2024 – REV.A to REV.A.1	Page
Added XTDFN-0.8×0.8-4AL and UTDFN-1.45×1-6AL packages.....	All

Changes from Original (JANUARY 2024) to REV.A	Page
Changed from product preview to production data.....	All



PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS

SC70-5



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.800	1.100	0.031	0.043
A1	0.000	0.100	0.000	0.004
A2	0.800	1.000	0.031	0.039
b	0.150	0.350	0.006	0.014
c	0.080	0.220	0.003	0.009
D	2.000	2.200	0.079	0.087
E	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
e	0.65 TYP		0.026 TYP	
e1	1.300 BSC		0.051 BSC	
L	0.525 REF		0.021 REF	
L1	0.260	0.460	0.010	0.018
θ	0°	8°	0°	8°



NOTES:

1. Body dimensions do not include mode flash or protrusion.
2. This drawing is subject to change without notice.



PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS

SOT-23-5



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.450
A1	0.000	-	0.150
A2	0.900	-	1.300
b	0.300	-	0.500
c	0.080	-	0.220
D	2.750	-	3.050
E	1.450	-	1.750
E1	2.600	-	3.000
e	0.950 BSC		
e1	1.900 BSC		
L	0.300	-	0.600
θ	0°	-	8°
ccc	0.100		


NOTES:

1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-178.


PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS


XTDFN-0.8x0.8-4AL




TOP VIEW



BOTTOM VIEW



SIDE VIEW



ALTERNATE A-1 ALTERNATE A-2

DETAIL A
ALTERNATE TERMINAL
CONSTRUCTION

RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	0.320	-	0.400
A1	0.000	-	0.050
A2	0.102 REF		
b	0.150	-	0.250
b1	0.070 REF		
D	0.700	-	0.900
E	0.700	-	0.900
D1	0.150	-	0.350
E1	0.150	-	0.350
L	0.170	-	0.270
L1	0.090 REF		
e	0.500 BSC		
k	0.200 REF		
eee	0.050		

NOTE: This drawing is subject to change without notice.

PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS

UTDFN-1.45x1-6AL




Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	0.450	-	0.600
A1	-0.004	-	0.050
A2			0.150 REF
b	0.150	-	0.300
D	1.374	-	1.526
E	0.924	-	1.076
e	0.500 BSC		
L	0.250	-	0.450
L1	0.250	-	0.500
L2	0.000	-	0.100
eee	0.050		

NOTE: This drawing is subject to change without notice.


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SC70-5	7"	9.5	2.40	2.50	1.20	4.0	4.0	2.0	8.0	Q3
SOT-23-5	7"	9.5	3.20	3.20	1.40	4.0	4.0	2.0	8.0	Q3
XTDFN-0.8×0.8-4AL	7"	9.5	0.94	0.94	0.50	4.0	4.0	2.0	8.0	Q3
UTDFN-1.45×1-6AL	7"	9.5	1.15	1.60	0.75	4.0	4.0	2.0	8.0	Q1

D0001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

D0002