


GENERAL DESCRIPTION

The 74LVC1G11 is a single 3-input positive AND gate which can accept the supply voltage range from 1.65V to 5.5V. It implements the Boolean function $Y = A \cdot B \cdot C$ or $Y = \overline{\overline{A} + \overline{B} + \overline{C}}$ in positive logic.

This device is highly suitable for partial power-down applications by using power-off leakage current (I_{OFF}) circuit. When the device is powered down, the outputs are disabled, and the current backflow can be prevented from passing through the device.

The 74LVC1G11 is available in Green SC70-6, SOT-23-6 and XTDFN-1×1-6L packages. It operates over an ambient temperature range of -40°C to +125°C.

LOGIC DIAGRAM



FEATURES

- Wide Supply Voltage Range: 1.65V to 5.5V
- Inputs Accept Voltages up to 5.5V
- +24mA/-24mA Output Current at $V_{CC} = 3.0V$
- Low Quiescent Current: $I_{CC} = 2\mu A$ (MAX)
- Propagation Delay: 5.25ns (TYP) at $V_{CC} = 3.3V$
- Support Partial Power-Down Mode
- -40°C to +125°C Operating Temperature Range
- Available in Green SC70-6, SOT-23-6 and XTDFN-1×1-6L Packages

APPLICATIONS

Battery Powered Equipment
 Medical Equipment
 Industrial Equipment
 Telecom Equipment
 Wireless Equipment

FUNCTION TABLE

INPUTS			OUTPUT
A	B	C	Y
H	H	H	H
L	X	X	L
X	L	X	L
X	X	L	L

$$Y = A \cdot B \cdot C \text{ or } Y = \overline{\overline{A} + \overline{B} + \overline{C}}$$

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74LVC1G11	SC70-6	-40°C to +125°C	74LVC1G11XC6G/TR	0ABXX	Tape and Reel, 3000
	SOT-23-6	-40°C to +125°C	74LVC1G11XN6G/TR	0ADXX	Tape and Reel, 3000
	XTDFN-1x1-6L	-40°C to +125°C	74LVC1G11XXDM6G/TR	3X	Tape and Reel, 10000


MARKING INFORMATION

NOTE: XX = Date Code. X = Date Code.

SC70-6/SOT-23-6



XTDFN-1x1-6L



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V _{CC}	-0.5V to 6.5V
Input Voltage, V _I ⁽¹⁾	-0.5V to 6.5V
Output Voltage, V _O ⁽¹⁾	
Active Mode	-0.5V to MIN(6.5V, V _{CC} + 0.5V)
Power-Down Mode	-0.5V to 6.5V
Input Clamp Current, I _{IK} (V _I < 0V)	-50mA
Output Clamp Current, I _{OK} (V _O < 0V)	-50mA
Continuous Output Current, I _O	±50mA
Continuous Current (V _{CC} or GND)	±100mA
Junction Temperature ⁽²⁾	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility ⁽³⁾⁽⁴⁾	
HBM.....	±5000V
CDM	±1000V

NOTES:

1. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.
3. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
4. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V _{CC}	1.65V to 5.5V
Input Voltage, V _I	0V to 5.5V
Output Voltage, V _O	
Active Mode.....	0V to V _{CC}
Power-Down Mode, V _{CC} = 0V.....	0V to 5.5V
Input Transition Rise or Fall Rate, Δt/ΔV	
V _{CC} = 1.8V ± 0.15V, 2.5V ± 0.2V	20ns/V (MAX)
V _{CC} = 3.3V ± 0.3V, 5.0V ± 0.5V	10ns/V (MAX)
Operating Temperature Range.....	-40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	FUNCTION
1, 3, 6	A, B, C	Data Inputs.
2	GND	Ground.
4	Y	Data Output.
5	V _{CC}	Supply Voltage.

ELECTRICAL CHARACTERISTICS(Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS	
High-Level Input Voltage	V _{IH}	V _{CC} = 1.65V to 1.95V	Full	0.67 × V _{CC}			V	
		V _{CC} = 2.3V to 2.7V	Full	1.7				
		V _{CC} = 2.7V to 3.6V	Full	2.0				
		V _{CC} = 4.5V to 5.5V	Full	0.7 × V _{CC}				
Low-Level Input Voltage	V _{IL}	V _{CC} = 1.65V to 1.95V	Full			0.35 × V _{CC}	V	
		V _{CC} = 2.3V to 2.7V	Full			0.7		
		V _{CC} = 2.7V to 3.6V	Full			0.8		
		V _{CC} = 4.5V to 5.5V	Full			0.3 × V _{CC}		
High-Level Output Voltage	V _{OH}	V _I = V _{IH} or V _{IL}	V _{CC} = 1.65V to 5.5V, I _{OH} = -100µA	Full	V _{CC} - 0.1	V _{CC} - 0.01	V	
			V _{CC} = 1.65V, I _{OH} = -4mA	Full	1.2	1.55		
			V _{CC} = 2.3V, I _{OH} = -8mA	Full	1.9	2.15		
			V _{CC} = 2.7V, I _{OH} = -12mA	Full	2.2	2.5		
			V _{CC} = 3.0V, I _{OH} = -16mA	Full	2.4	2.7		
			V _{CC} = 3.0V, I _{OH} = -24mA	Full	2.3	2.7		
			V _{CC} = 4.5V, I _{OH} = -32mA	Full	3.8	4.2		
Low-Level Output Voltage	V _{OL}	V _I = V _{IH} or V _{IL}	V _{CC} = 1.65V to 5.5V, I _{OL} = 100µA	Full		0.01	0.1	V
			V _{CC} = 1.65V, I _{OL} = 4mA	Full		0.1	0.45	
			V _{CC} = 2.3V, I _{OL} = 8mA	Full		0.15	0.3	
			V _{CC} = 2.7V, I _{OL} = 12mA	Full		0.2	0.4	
			V _{CC} = 3.0V, I _{OL} = 16mA	Full		0.2	0.4	
			V _{CC} = 3.0V, I _{OL} = 24mA	Full		0.3	0.55	
			V _{CC} = 4.5V, I _{OL} = 32mA	Full		0.35	0.55	
Input Leakage Current	I _I	V _{CC} = 0V to 5.5V, V _I = 5.5V or GND		Full		±0.1	±2	µA
Power-Off Leakage Current	I _{OFF}	V _{CC} = 0V, V _I or V _O = 5.5V		Full		±0.1	±2	µA
Supply Current	I _{CC}	V _{CC} = 1.65V to 5.5V, V _I = 5.5V or GND, I _O = 0A		Full		0.1	2	µA
Additional Supply Current	ΔI _{CC}	Per pin, V _{CC} = 3.0V to 5.5V, V _I = V _{CC} - 0.6V, I _O = 0A		Full		0.1	5	µA
Input Capacitance	C _I	V _{CC} = 3.3V, V _I = GND to V _{CC}		+25°C		5		pF

DYNAMIC CHARACTERISTICS(See Figure 1 for test circuit. Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		TEMP	MIN ⁽¹⁾	TYP	MAX ⁽¹⁾	UNITS
Propagation Delay ⁽²⁾	t _{PD}	A, B or C to Y, C _L = 30pF or 50pF, see Table 1	V _{CC} = 1.8V ± 0.15V	Full	2.0	9.50	24.0	ns
			V _{CC} = 2.5V ± 0.2V	Full	1.5	6.25	11.5	
			V _{CC} = 3.3V ± 0.3V	Full	1.5	5.25	10.0	
			V _{CC} = 5.0V ± 0.5V	Full	1.5	4.75	8.5	
Power Dissipation Capacitance ⁽³⁾	C _{PD}	f = 10MHz	V _{CC} = 1.8V	+25°C		39		pF
			V _{CC} = 2.5V	+25°C		34		
			V _{CC} = 3.3V	+25°C		35		
			V _{CC} = 5.0V	+25°C		43		

NOTES:

1. Specified by design and characterization; not production tested.
2. t_{PD} is the same as t_{PLH} and t_{PHL}.
3. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$$


where:

f_i = Input frequency in MHz.f_o = Output frequency in MHz.C_L = Output load capacitance in pF.V_{CC} = Supply voltage in Volts.

N = Number of inputs switching.

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = Sum of outputs.

TEST CIRCUIT



Test conditions are given in Table 1.

Definitions for test circuit:

R_L : Load resistance.

C_L : Load capacitance (includes jig and probe).

R_T : Termination resistance (equals to output impedance Z_0 of the pulse generator).


V_{EXT} : External voltage is used to measure switching times.

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions

SUPPLY VOLTAGE	INPUT		LOAD		V_{EXT}
V_{CC}	V_I	t_R, t_F	C_L	R_L	t_{PLH}, t_{PHL}
$1.8V \pm 0.15V$	V_{CC}	$\leq 2.0\text{ns}$	30pF	$1\text{k}\Omega$	Open
$2.5V \pm 0.2V$	V_{CC}	$\leq 2.0\text{ns}$	30pF	500Ω	Open
$3.3V \pm 0.3V$	$3.0V$	$\leq 2.5\text{ns}$	50pF	500Ω	Open
$5.0V \pm 0.5V$	V_{CC}	$\leq 2.5\text{ns}$	50pF	500Ω	Open

WAVEFORMS



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 2. Input (A, B or C) to Output (Y) Propagation Delays

Table 2. Measurement Points

SUPPLY VOLTAGE	INPUT		OUTPUT
V_{CC}	V_I	$V_M^{(1)}$	V_M
$1.8V \pm 0.15V$	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
$2.5V \pm 0.2V$	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
$3.3V \pm 0.3V$	$3.0V$	$1.5V$	$1.5V$
$5.0V \pm 0.5V$	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$

NOTE:

1. The measurement points should be V_{IH} or V_{IL} when the input rising or falling time exceeds 2.5ns.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



MARCH 2025 – REV.A to REV.A.1	Page
Updated V_{OH} typical value when $V_{CC} = 4.5V$, $I_{OH} = -32mA$ in ELECTRICAL CHARACTERISTICS section.....	4
Added notes about ESD susceptibility	2

Changes from Original (JANUARY 2024) to REV.A	Page
Changed from product preview to production data	All



PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS

SC70-6



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.800	1.100	0.031	0.043
A1	0.000	0.100	0.000	0.004
A2	0.800	1.000	0.031	0.039
b	0.150	0.350	0.006	0.014
c	0.080	0.220	0.003	0.009
D	2.000	2.200	0.079	0.087
E	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
e	0.65 TYP		0.026 TYP	
e1	1.300 BSC		0.051 BSC	
L	0.525 REF		0.021 REF	
L1	0.260	0.460	0.010	0.018
θ	0°	8°	0°	8°



NOTES:

1. Body dimensions do not include mode flash or protrusion.
2. This drawing is subject to change without notice.


PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS

SOT-23-6



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	-	-	1.450
A1	0.000	-	0.150
A2	0.900	-	1.300
b	0.300	-	0.500
c	0.080	-	0.220
D	2.750	-	3.050
E	1.450	-	1.750
E1	2.600	-	3.000
e	0.950 BSC		
e1	1.900 BSC		
L	0.300	-	0.600
θ	0°	-	8°
ccc	0.100		


NOTES:

1. This drawing is subject to change without notice.
2. The dimensions do not include mold flashes, protrusions or gate burrs.
3. Reference JEDEC MO-178.


PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS


XTDFN-1x1-6L




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	0.320	0.400	0.013	0.016
A1	0.000	0.050	0.000	0.002
A2	0.100 REF		0.004 REF	
D	0.950	1.050	0.037	0.041
E	0.950	1.050	0.037	0.041
k	0.150 MIN		0.006 MIN	
b	0.120	0.230	0.005	0.009
e	0.350 TYP		0.014 TYP	
L	0.350	0.450	0.014	0.018
L1	0.350	0.450	0.014	0.018

NOTE: This drawing is subject to change without notice.


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SC70-6	7"	9.5	2.40	2.50	1.20	4.0	4.0	2.0	8.0	Q3
SOT-23-6	7"	9.5	3.23	3.17	1.37	4.0	4.0	2.0	8.0	Q3
XTDFN-1x1-6L	7"	9.5	1.16	1.16	0.50	4.0	2.0	2.0	8.0	Q3

10000

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

D0002