

GENERAL DESCRIPTION

The SGM41291 provides DC bias for the laser diode, EA bias, and MPD bias monitor circuits.

This chip supports I²C interface and other features such as laser diode (LD) open/short monitor, EAM short monitor, GPIO, over-temperature alert, over-temperature protection and so on.

The SGM41291 is available in a Green WLCSP-1.25×1.65-12B package.

APPLICATIONS

EML Fiber Modules

AOC and Transponders for Telecom and Data Center Interconnection

FEATURES

- Digitally Programmable EAM Bias and LD Driving Current Source
- Voltage Sources for EAM Bias (-0.2V to -4.08V, 16mV/Step) with 100mA Maximum Loading Current
- Current Sources for LD (0mA to 239.5mA, 0.5mA/Step or 0mA to 119.75mA, 0.25mA/Step)
- Backside MPD Current Monitoring (0mA to 3mA)
- Support I²C Interface and up to 1MHz I²C Clock Frequency
- LD Short/Open and EAM Short Monitoring
- +140°C Over-Temperature Alert Bit
- +165°C Over-Temperature Shutdown
- Available in a Green WLCSP-1.25×1.65-12B Package

TYPICAL APPLICATION





Figure 1. Typical Application Circuit

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM41291	WLCSP-1.25×1.65-12B	-40°C to +125°C	SGM41291XG/TR	41291 XXXXXX XX#XX	Tape and Reel, 3000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code. XX#XX = Coordinate Information and Wafer ID Number.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

V_{CC} , V_{DD} , SDA, SCL.....	-0.3V to 6V
V_{NEG}	-6V to 0.3V
MON, DIS_LD, A0.....	-0.3V to V_{CC} + 0.3V
MPD, V_{EA}	V_{NEG} - 0.3V to 0.3V
LD.....	-0.3V to V_{DD} + 0.3V
Typical Thermal Resistance	
WLCSP-1.25×1.65-12B, θ_{JA}	104°C/W
Junction Temperature.....	+150°C
Storage Temperature Range.....	-65°C to +150°C
Lead Temperature (Soldering, 10s).....	+260°C
ESD Susceptibility	
HBM.....	4000V
CDM.....	1000V

RECOMMENDED OPERATING CONDITIONS

V_{CC}	2.85V to 5.5V
V_{DD}	1.5V to 5.5V
V_{NEG}	-5.0V to -1.5V
MON Current Output Range.....	0mA to 3mA
MON Voltage Output Range.....	0V to 3.3V
SCL, SDA Pull-Up Voltage.....	2.5V (MIN)
Operating Ambient Temperature Range.....	-40°C to +125°C
Operating Junction Temperature Range.....	-40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	TYPE	FUNCTION
A1	LD	O	Laser Biasing Output. The current of LD is programmable via the I ² C interface.
A2	VDD	P	Power Supply for Laser Diode Current Source.
A3	GND	G	Ground.
B1	MON	O	Multiplexed Monitor Output. There are three monitor signals selected via I ² C interface.
B2	A0	O	Slave Address Programming. To program the address, a resistor is connected between this pin and ground.
B3	VCC	P	Power Supply for the Chip.
C1	SDA	I/O	Data for the I ² C Compatible Interface.
C2	SCL	I/O	Clock for the I ² C Compatible Interface.
C3	VNEG	I	Negative Power Rail Input.
D1	DIS_LD	I	Laser Bias Disable. Logic high disables the laser bias only (not EAM bias). Logic low enables the laser bias. Don't leave it floating.
D2	MPD	I	MPD Current Monitor Input. Cathode of MPD is connected to ground and anode of MPD is connected to this pin.
D3	EA	O	EAM Biasing Output. The output voltage of EA is programmable via the I ² C interface.

NOTE: I: input, O: output, I/O: input or output, G: ground, P: power for the circuit.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 3.3V, V_{DD} = 1.8V, V_{NEG} = -3.3V, T_J = -40°C to +125°C, typical values are at T_J = +25°C, unless otherwise noted.)

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Power Supply						
Supply Voltage Range	V _{CC}		2.85		5.5	V
V _{CC} Under-Voltage Lockout Threshold	V _{UVLO_R}	V _{CC} rising, T _J = +25°C	2.55	2.65	2.75	V
	V _{UVLO_F}	V _{CC} falling		2.5		
Power-Up Blanking Time	t _{BLANK}			10		ms
Operating Quiescent Current	I _Q	I _{LD} and EA disabled, T _J = +25°C		44	60	μA
LD Current Source						
Maximum Output Current	I _{LD_MAX}	V _{LD} = 1.5V		239.5		mA
Current Programming Resolution	I _{RES_MAX}	V _{LD} = 1.5V, LD current gain = 1, 8-bit DAC programming	0.1	0.5	0.9	mA
		V _{LD} = 1.5V, LD current gain = 1/2, 8-bit DAC programming	0.05	0.25	0.45	
LD Current Source Accuracy		V _{LD} = 1.5V, I _{LD} = 100mA, T _J = +25°C	-3		3	%
LD Current Source Noise	I _{NOISE}	V _{LD} = 1.5V, I _{LD} = 100mA, 10Hz to 10kHz		2.5		μA _{RMS}
LD Current Source Output DC Impedance		V _{LD} = 1.2V to 1.5V, I _{LD} = 100mA		10		kΩ
LD Current Source Full Temperature Drift		I _{LD} = 100mA, T _J = -40°C to +125°C		4		μA/°C
LD Current Source Headroom Voltage	V _{LD_ROOM}	V _{DD} = 1.8V, I _{LD} = 239.5mA, T _J = +25°C		0.13	0.2	V
LD Current Source Soft-Start Time	t _{SS_LD}	T _J = +25°C		280	500	μs
LD Current Source Open Detection Threshold	V _{LD_OPEN}	V _{DD} - V _{LD} falling		45		mV
LD Current Source Short Detection Threshold	V _{SHORT_LD}	V _{LD} falling, T _J = +25°C	0.55	0.6	0.65	V
EAM Negative Voltage Bias						
EA Output Voltage Range	V _{EA}	8-bit DAC programming	V _{NEG} + 0.25		-0.2	V
EA Output Voltage DAC Accuracy		V _{EA} = -2V, T _J = +25°C	-1		1	%
Voltage Difference between EA and VNEG			0.25		4	V
EA Output Voltage DAC Resolution		T _J = +25°C	0	16	32	mV
EA Output Voltage Full Temperature Drift		V _{EA} = -2V, T _J = -40°C to +125°C		17		μV/°C
EA Maximum Output Current	I _{EA_MAX}	T _J = +25°C	100			mA
EA Noise	V _{NOISE}	V _{EA} = -2V, I _{EA} = 50mA, 10Hz to 10kHz		87		μV _{RMS}
EA Short Detection Threshold	V _{SHORT_EAM}	V _{EA} rising		-100		mV
EA DC Impedance		V _{EA} = -2V, I _{EA} = 0mA to 100mA		0.05		Ω
EA Voltage Change Slew Rate				4.1		mV/μs
MPD Pin						
Current Range		T _J = +25°C	0		3	mA
Voltage Range		T _J = +25°C	V _{NEG} + 0.9		0	V

ELECTRICAL CHARACTERISTICS (continued)(V_{CC} = 3.3V, V_{DD} = 1.8V, V_{NEG} = -3.3V, T_J = -40°C to +125°C, typical values are at T_J = +25°C, unless otherwise noted.)

PARAMETERS	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Multiplexed Monitor Output (EA current sampling ratio 40:1 or 20:1. LD voltage sampling ratio 2:1. TX MPD current sampling ratio 1:1.)						
MON Pin Current Accuracy		Sampling ratio = 40:1, I _{EA} = 60mA	T _J = +25°C	-5	5	%
		Sampling ratio = 20:1, I _{EA} = 60mA		-5	5	
		I _{MPD} = 3mA		-5	5	
		I _{MPD} = 250μA (1:8)		-5	5	
MON Pin Current Full Temperature Drift		Sampling ratio = 40:1, I _{EA} = 60mA	-1		1	%
		Sampling ratio = 20:1, I _{EA} = 60mA	-1		1	
		I _{MPD} = 3mA	-0.5		0.5	
		I _{MPD} = 250μA (1:8)	-1		1	
MON Pin Current Noise		Sampling ratio = 40:1, I _{EA} = 60mA		0.01		μA _{RMS}
		Sampling ratio = 20:1, I _{EA} = 60mA		0.02		
		I _{MPD} = 3mA		0.06		
MON Pin Leakage Current	I _{MON_LEAK}	Monitor function disabled, forcing 1V on MON pin, T _J = +25°C		0.01	0.2	μA
Logic Input DIS_LD, SDA, SCL						
Input High Threshold	V _{IH}		2.2			V
Input Low Threshold	V _{IL}				0.8	V
Thermal Detection						
Thermal Alert Threshold				140		°C
Thermal Shutdown Threshold				165		°C
Thermal Shutdown Hysteresis				25		°C

I²C INTERFACE TIMING CHARACTERISTICS ⁽¹⁾(T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
SCL Clock Frequency	f _{SCL}			1	MHz
LOW Period of the SCL Clock	t _{LOW}	0.5			μs
HIGH Period of the SCL Clock	t _{HIGH}	0.26			μs
Bus Free Time between a STOP and a START Conditions	t _{BUF}	0.5			μs
Hold Time for a Repeated START Condition	t _{hd;STA}	0.26			μs
Setup Time for a Repeated START Condition	t _{su;STA}	0.26			μs
Data Setup Time	t _{su;DAT}	50			ns
Data Hold Time	t _{hd;DAT}	0		0.9	μs
Rise Time of SCL Signal after a Repeated START Condition and after an Acknowledge Bit	t _{RCL1}	20 + 0.1C _B ⁽²⁾		120	ns
Rise Time of SCL Signal	t _{RCL}	20 + 0.1C _B		120	ns
Fall Time of SCL Signal	t _{FCL}	20 + 0.1C _B		120	ns
Rise Time of SDA Signal	t _{RDA}	20 + 0.1C _B		120	ns
Fall Time of SDA Signal	t _{FDA}	20 + 0.1C _B		120	ns
Setup Time for STOP Condition	t _{su;STO}	0.26			μs
Capacitive Load for SDA and SCL	C _B ⁽²⁾			400	pF

NOTES:

1. The parameters are not production tested and guaranteed by design and characterization.
2. C_B is the total capacitance of one bus line. t_R and t_F are measured between 0.3V_{DD} and 0.7V_{DD}.






I²C INTERFACE TIMING DIAGRAM

Figure 2. Serial Interface Timing for F/S-Mode




TYPICAL PERFORMANCE CHARACTERISTICS

$T_J = +25^\circ\text{C}$, $V_{CC} = 3.3\text{V}$, $V_{DD} = 1.8\text{V}$, $V_{NEG} = -3.3\text{V}$, unless otherwise noted.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$T_J = +25^{\circ}\text{C}$, $V_{CC} = 3.3\text{V}$, $V_{DD} = 1.8\text{V}$, $V_{NEG} = -3.3\text{V}$, unless otherwise noted.



FUNCTIONAL BLOCK DIAGRAM




Figure 3. Block Diagram

DETAILED DESCRIPTION

The SGM41291 provides DC bias for the laser diode, EA bias, and MPD bias monitor circuits. This chip supports I²C interface and other features such as laser diode (LD) open/short monitor, EAM short monitor, over-temperature alert, over-temperature protection and so on.

Enable and Disable

In order to enable the LD current source, 3 conditions have to be met:

1. VCC voltage is higher than UVLO threshold for longer than 10ms.
2. Logic low on DIS_LD pin.
3. Setting LD_EN = '1', by enabling the corresponding bit of the register 0x03h Bit[0].

Pulling DIS_LD high, setting LD_EN = '0', or setting VCC voltage lower than UVLO threshold can disable the LD current source.

It is recommended that the VCC is powered on after the VDD.

In order to enable the EA, 2 conditions have to be met:

1. VCC voltage is higher than UVLO threshold for longer than 10ms.
2. Setting EA_EN = '1', by enabling the corresponding bit of the register 0x03h Bit[1].

Either setting EA_EN = '0' or VCC voltage lower than UVLO threshold can disable the EA.

Programming LD Current Source

The LD current source is programmed with 8-bit DAC. The added offset current is 112mA, 96mA, 80mA, 64mA, 48mA, 32mA, 16mA or 0mA respectively, which is set by Bit[2:0] in register 0x05h. The LD current is calculated with the following equation:

$$I_{LD} = k \times (I_{OFFSET} + 128 \times (\text{Code}/256)) \quad (1)$$

where k is the LD current gain (1 or 1/2), the I_{OFFSET} is the added offset current, and Code is from 0 to 255.

For example, setting Bit[7:0] = 00000010 in register 0x05h and Bit[7:0] = 10001000 in register 0x20h can set I_{LD} = 100mA. When V_{CC} is lower than 3V, the recommended maximum set current of LD current source is 200mA.

Programming EA Voltage

The EA voltage is programmed with 8-bit linear coded DAC and is calculated with the following equation:

$$V_{EA} = -4.096 \times (\text{Code}/256) \quad (2)$$

where Code is from 0 to 255.

For example, setting Bit[7:0] = 01111101 in register 0x21h (Code = 7D) can set V_{EA} = -2V.

MPD Pin Application

EML backside MPD current is monitored by sinking current to VNEG through MPD pin. Please refer to Figure 4 for more detail.




Figure 4. MPD Pin Application

DETAILED DESCRIPTION (continued)

Multiplexed Monitor Output

There are three monitor signals multiplexed for output, and they are selected via the I²C interface. One of those analog values monitored is selected by setting the register 0x06h, and the selected one is transferred to the MON pin.

EAM Current Sampling

EAM current is sampled and converted into current source in 40:1 or 20:1 ratio. Connect a resistor between MON pin and GND to convert the sampled current into voltage for ADC conversion. The transfer function is shown below:

$$I_{\text{MON}x} = \frac{I_{\text{EA}}}{S} \quad (3)$$

$I_{\text{MON}x}$ is the MON pin output current. S is the sampling ratio which can be set by I²C. Figure 5 shows the typical application circuit of EAM bias.




Figure 5. Typical Application Circuit of EAM Bias

FAULT Flag and OT Status Read

LD open status can be read through Bit[4] in register 0x01h. LD current source short status can be read through Bit[5] in register 0x01h. EA pin short status can be read through Bit[3] in register 0x01h. OT_Alert status can be read through Bit[2] in register 0x01h.

When any abnormal event occurs, including LD open, LD current source short, EA pin short and OT_Alert, the shared flag is set to high, which then can be read through the Fault bit (Bit[1] in register 0x01h).

Under-Voltage Lockout

The SGM41291 integrates an under-voltage lockout (UVLO) block. When VCC voltage is higher than UVLO threshold for longer than 10ms, the device is enabled. The device will be disabled as soon as the VCC voltage falls below the UVLO threshold, and then the device stops responding to any instruction sent to it.

I²C Reset

Setting Bit[2] in register 0x00h to high can reset all digital settings to defaults.

I²C Serial Interface Description

The SGM41291 communicates through an industry standard I²C compatible interface, to receive data in slave mode. I²C is a 2-wire serial interface developed by Philips Semiconductor (see I²C-Bus Specification).

The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C compatible devices are connected to the I²C bus through open-drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus.

The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The SGM41291 works as a slave and supports the following data transfer modes, as defined in the I²C-Bus Specification: standard mode (100kbps), fast mode (400kbps) and fast-mode plus (1000kbps). The data transfer protocols for standard mode, fast mode and fast-mode plus are exactly the same, therefore they are referred to as F/S-mode plus in this document. The SGM41291 supports 7-bit addressing, and the LSB enables the write or read function (see Table 1).

DETAILED DESCRIPTION (continued)

The device that initiates the communication is called a master, and the devices controlled by the master are slaves. The master generates the serial clock on SCL, controls the bus access, and generates START and STOP conditions (see Figure 6). A START initiates a new data transfer to a slave. Transitioning SDA from high to low while SCL remains high generates a START condition. A STOP condition ends a data transfer to slave. Transitioning SDA from low to high while SCL remains high generates a STOP condition.

The master then generates the SCL pulses, and transmits the 7-bit address and the read/write direction bit R/\overline{W} on the SDA line. During all transmissions, the master ensures that the data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 7). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an Acknowledgment, ACK, (see Figure 8) by pulling the SDA line low during the entire high period of the SCL cycle. Upon detecting this ACK, the master knows that communication link with a slave has been established.

This device could be programmed for eight slave addresses by connecting a resistor R_{ADDR} between the A0 pin and ground, which is shown as Table 1. And $\pm 5\%$ accuracy resistor is suitable for most applications.

The master generates further SCL cycles to either transmit data to the slave (R/\overline{W} bit = 0) or receive data from the slave (R/\overline{W} bit = 1). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an ACK signal can either be generated by the master or by the slave, depending on which one is the receiver. 9-bit valid data sequences consisting of 8-bit data and 1-bit ACK can continue as long as necessary. To terminate the data transfer, the master generates a STOP condition by pulling the SDA line from low to high while the SCL line is high (see Figure 9). This releases the bus and stops the communication link with the addressed slave. All I²C compatible devices must recognize the STOP condition. Upon the receipt of a STOP condition, all devices know that the bus is released, and they wait for a START condition followed by a matching address.

Table 1. SGM41291 Slave Address Byte

(MSB) SGM41291 ADDRESS							(LSB)	8-Bit Write Value (Hex)	R_{ADDR} (k Ω)
0	1	1	0	0	0	0	R/\overline{W}	0x60	0
0	1	1	0	0	0	1	R/\overline{W}	0x62	4.64
0	1	1	0	0	1	0	R/\overline{W}	0x64	9.1
0	1	1	0	0	1	1	R/\overline{W}	0x66	15.4
0	1	1	0	1	0	0	R/\overline{W}	0x68	25.5
0	1	1	0	1	0	1	R/\overline{W}	0x6A	44.2
0	1	1	0	1	1	0	R/\overline{W}	0x6C	86.6
0	1	1	0	1	1	1	R/\overline{W}	0x6E	300

Timing diagram for START and STOP conditions. The diagram shows two signals: DATA and CLK. The CLK signal has two specific regions highlighted with dashed boxes and labeled 'S' and 'P'. The DATA signal is high during the 'S' region and low during the 'P' region. The 'START Condition' is indicated by the 'S' region, and the 'STOP Condition' is indicated by the 'P' region.

DATA

CLK

Data Line Stable;
Data Valid

Change of
Data Allowed

The diagram illustrates the I2C protocol timing. It shows three signals: Data Output by Transmitter, Data Output by Receiver, and SCL from Master. The SCL line shows a sequence of clock pulses, with the first pulse labeled 'S' for START condition. Data bytes 1, 2, ..., 8, and 9 are transmitted. The receiver sends an Acknowledgement (ACK) for byte 9, while a 'Not Acknowledgement' (NACK) is shown for byte 8. The SCL line shows a clock pulse for each byte, with the final pulse labeled 'Clock Pulse for Acknowledgement'.

The diagram illustrates the I2C protocol timing. The SDA line shows the data being transmitted, and the SCL line shows the clock signal. The sequence of events is as follows:

- START or Repeated START Condition:** The SDA line transitions from high to low while SCL is high.
- Address:** The 7-bit address is transmitted on SDA. The MSB (Most Significant Bit) is the first bit.
- R/W:** The Read/Write bit is transmitted on SDA.
- ACK:** The slave acknowledges the address by pulling SDA low during the 9th clock pulse.
- Clock Line Held Low While Interrupts are Serviced:** The SCL line is held low by the master.
- ACK:** The master acknowledges the slave's ACK by pulling SCL high during the 9th clock pulse.
- STOP or Repeated START Condition:** The SDA line transitions from low to high while SCL is high.

13

CONTROLS AND LOGIC DIAGRAMS




Figure 10. Write Data in F/S-Mode with Register Address Auto-Increment




Figure 11. I²C Transfer Format Writing into a Single Register




Figure 12. Read Data in F/S-Mode with Register Address Auto-Increment

REGISTER MAP

ADDR	Byte Name	Bit No.	Default Hex	RW	Function
0x00h	Soft Reset	7:3	00	RW	Reserved.
		2	0	RW	1: Generate Reset. Reset all digital settings to defaults.
		1:0	0	RW	Reserved.
0x01h	Status	7:6	0	R	Reserved.
		5	0	R	LD Short Flag. This flag will be set high when LD is shorted to GND.
		4	0	R	LD Open Flag. This flag will be set high when LD is open.
		3	0	R	V _{EA} Short Flag. This flag will be set high when V _{EA} is shorted to GND.
		2	0	R	OT_Alert (Over-Temperature Alert). The flag will be set high when die temperature is higher than +140°C. Fault flag will be also set high when OT_Alert is high.
		1	0	R	Fault Flag. The flag will be set high when certain abnormal events happen.
		0	x	R	DIS_LD Pin Status.
0x02h	IEA Sample Ratio	7:1	00	RW	Reserved.
		0	0	RW	1 for 40:1 (I _{EA} /I _{MON}). 0 for 20:1 (I _{EA} /I _{MON}).
0x03h	LD_EN/ VEA_EN	7:2	00	RW	Reserved.
		1	1	RW	Enable V _{EA} Voltage Source. 1 = Enable, 0 = Disable.
		0	1	RW	Enable LD Current Source. 1 = Enable, 0 = Disable.
0x04h	MPD Range Selection	7:1	00	R	Reserved.
		0	0	RW	MPD Range Selection. The selection of monitoring range for MPD. This bit is to select the range of MPD monitoring current. 0: The monitoring range for MPD is 250μA to 2mA (mirror ratio = 1:1). 1: The monitoring range for MPD is 50μA to 250μA (mirror ratio = 1:8).
0x05h	LD Gain and Offset Ctrl	7:4	00	R	Reserved.
		3	0	RW	LD Current Gain Selection. 0: gain = 1 (0mA to 239.5mA). 1: gain = 1/2 (0mA to 119.75mA).
		2:0	0	RW	LD Pin Offset Selection. 000: The I _{LD} offset current is 0mA. 001: The I _{LD} offset current is 16mA. 010: The I _{LD} offset current is 32mA. 011: The I _{LD} offset current is 48mA. 100: The I _{LD} offset current is 64mA. 101: The I _{LD} offset current is 80mA. 110: The I _{LD} offset current is 96mA. 111: The I _{LD} offset current is 112mA.
0x06h	Multiplex Monitoring Output Selection	7:2	00	RW	Reserved.
		1:0	3	RW	Multiplex Monitoring Output Channel Selection ⁽¹⁾ . This register is used to select channels to MON pin.
DAC registers (Reg 0x20h ~ 0x21h)					
All data written to these registers are immediately copied to the DAC registers and the DAC output updates.					
0x20h	ILD	7:0	00	RW	8-bit Laser Bias. I _{LD} = k × (I _{OFFSET} + 128 × (Code/256)).
0x21h	VEA	7:0	00	RW	8-bit EAM Bias. V _{EA} = -4.096 × (Code/256).

NOTE:

1. Multiplex Monitoring Output Selection

Multiplex Selection (2-Bit Hex)	Input
0	VEA Monitor Current.
1	MPD Monitor Current.
2	LD Monitor Voltage (1/2).


REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


NOVEMBER 2023 – REV.A.2 to REV.A.3	Page
Updated the Register Map section.....	15
DECEMBER 2022 – REV.A.1 to REV.A.2	Page
Updated the Enable and Disable section	10
AUGUST 2021 – REV.A to REV.A.1	Page
Updated the Typical Performance Characteristics section	7
Changes from Original (JUNE 2021) to REV.A	Page
Changed from product preview to production data.....	All

PACKAGE OUTLINE DIMENSIONS


WLCSP-1.25x1.65-12B




TOP VIEW



RECOMMENDED LAND PATTERN (Unit: mm)



SIDE VIEW



BOTTOM VIEW


Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	0.545	0.590	0.635
A1	0.180	0.200	0.220
D	1.220	1.250	1.280
E	1.620	1.650	1.680
d	0.240	0.260	0.280
e	0.400 BSC		

NOTE: This drawing is subject to change without notice.


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
WLCSP-1.25×1.65-12B	7"	9.5	1.38	1.78	0.78	4.0	4.0	2.0	8.0	Q1

DD00001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

DD0002