

2.7V to 18V eFuse with True Reverse Blocking and Multiple Protection Modes

GENERAL DESCRIPTION

The SGM2535 is a compact and rich power management eFuse power switch with a full range of protection functions. SGM2535A/AL has a low power sleep mode in compliance with the SATA device sleep standard. SGM2535B/BL provides a Diode Mode which is useful for ORing operation. Due to the wide device operating range, numerous basic DC bus voltages can be controlled by the device. Since integrated back-to-back FETs enable bidirectional current regulation, the device is highly suitable for systems whose load side hold-up energy must not flow reversely to the failed power side.

Many programmed features like load, source, and device safety are included, such as over-current, SS ramp, and over-voltage and under-voltage thresholds. PG, nFAULT, and precise current monitor output are provided by the device for system status monitoring and downstream load control. SSD power management design is simplified by precise programmable under-voltage, over-voltage thresholds and the low IQ device sleep mode (SGM2535A/AL).

The device monitors V_{IN} and V_{OUT} to provide true reverse current blocking when $V_{\text{IN}} < V_{\text{OUT}}$ - 10mV. In systems where the backup voltage is higher than the bus voltage, this function enables faster change to a boosted voltage rail.

The SGM2535 is available in a Green TQFN-3×4-20L package.

TYPICAL APPLICATION




Figure 1. Typical Application Circuit

FEATURES

- Wide Input Voltage Range from 2.7V to 18V with Surge up to 20V
- Low On-Resistance: 34mΩ (TYP)
- Adjustable Current Limit from 0.6A to 5.3A (±9%)
- Current Monitor (IMON) Output (±8%)
- Operating I_Q: 133μA (TYP)
- Device Sleep Mode I_Q (SGM2535A/AL Only): 103μA (TYP)
- Disabled I_Q: 3.9μA (TYP)
- ±2.3% Over-Voltage, Under-Voltage Threshold
- Reverse Current Blocking
- 1.8µs Reverse Voltage Shut-Off
- Programmable SS Control
- State Indicators: Power Good and Fault
- Options:
 - SGM2535A: Auto-Retry (Device Sleep Mode)
 - SGM2535AL: Latch-Off (Device Sleep Mode)
 - SGM2535B: Auto-Retry (Diode Mode)
 - SGM2535BL: Latch-Off (Diode Mode)
- Available in a Green TQFN-3×4-20L Package

APPLICATIONS


PCI-E/SATA/SAS HDD and SSD Drives
Enterprise and Micro Servers
Smart Load Switch
Set-Top-Box (STB), DTVs and Game Consoles
RAID Cards – Hold-up Power Management
Telecom Switches and Routers
Adapter Powered Devices

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
SGM2535A	TQFN-3×4-20L	-40°C to +125°C	SGM2535AXTSF20G/TR	SGM 2535ATSF XXXXX	Tape and Reel, 4000
SGM2535AL	TQFN-3×4-20L	-40°C to +125°C	SGM2535ALXTSF20G/TR	SGM 08ZTSF XXXXX	Tape and Reel, 4000
SGM2535B	TQFN-3×4-20L	-40°C to +125°C	SGM2535BXTSF20G/TR	SGM 2535BTSF XXXXX	Tape and Reel, 4000
SGM2535BL	TQFN-3×4-20L	-40°C to +125°C	SGM2535BLXTSF20G/TR	SGM 1HITSF XXXXX	Tape and Reel, 4000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS

, 120020 12 iii, 6 iiii 6 iii 10 iii ii	
Input Voltage Range	
PG, PGTH, VOUT, VIN, EN/UVLO	
OVP, DEVSLP/DOMDE, nFAULT	0.3V to 20V
VIN (10ms Transient)	22V
SS, ILIM	Internally Limited
IMON	0.3V to 7V
Sink Current, PG, nFAULT, SS	10mA
Source Current, SS, ILIM, IMON	Internally Limited
Package Thermal Resistance	
TQFN-3×4-20L, θ _{JA}	38.8°C/W
TQFN-3×4-20L, θ _{JB}	13.3°C/W
TQFN-3×4-20L, θ _{JC (TOP)}	38°C/W
TQFN-3×4-20L, θ _{JC (BOT)}	5.5°C/W
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10s)	+260°C
ESD Susceptibility (1) (2)	
HBM	±2000V
CDM	±1000V
NOTES:	

- 1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
- 2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

RECOMMENDED OPERATING CONDITIONS Input Voltage Range

VIN	2.7V to 18V
EN/UVLO, OVP, DEVSLP/DMODE	0V to 18V
VOUT, PGTH, PG, nFAULT	0V to 18V
SS, ILIM	Internally Limited
IMON	0V to 4.5V

Resistance	
ILIM	16.9k Ω to 150k Ω
IMON	> 1kΩ
External Capacitance	
OUT	> 10µF
SS	< 470nF
Operating Junction Temperature Rand	ge40°C to +125°C

OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.


DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.




PIN CONFIGURATIONS

SGM2535A/AL (TOP VIEW)



SGM2535B/BL (TOP VIEW)



PIN DESCRIPTION

PIN	NAME	FUNCTION
1	DEVSLP	SGM2535A/AL: Active-High Device Sleep Mode Control. Setting this pin high activates the device sleep mode (low power mode).
'	DMODE	SGM2535B/BL: Diode Mode Control Pin. Set this pin high to activate the non-ideal diode mode.
2	PG	Open-Drain Output Pin. Active-High. Setting this pin high indicates PGTH has crossed the threshold value.
3	PGTH	PG Comparator Positive Input Pin.
4, 5, 6, 7, 8	VOUT	Power Output Pin.
9, 10, 11, 12, 13	VIN	Power Input and Supply Voltage Pin.
14	EN/UVLO	Input for setting the Under-Voltage Lockout Threshold. An under-voltage event will turn off the internal FET and assert nFAULT to signal power-failure. When pull this pin to GND, the fault latched in the device is reset. Do not leave this pin floating.
15	OVP	Input for Setting Programmable Over-Voltage Protection Threshold. An over-voltage event will turn off the internal FET and assert nFAULT to signal over-voltage.
16	GND	Ground.
17	ILIM	Current Limit Programming Pin. Overload and short-circuit current limit are set by the resistor from this pin to GND.
18	SS	Soft-Start Pin. The output slew rate is set by the capacitor from this pin to GND.
19	IMON	Current Monitor pin. The sourcing current of this pin is proportional to the FET current. Placing a resistor from this pin to GND transforms the current to voltage signal.
20	nFAULT	Open-Drain Output Pin. This pin functions as a fault event indicator which goes low to indicate fault condition because of under-voltage, over-voltage, reverse voltage and thermal shutdown.
Exposed Pad	GND	The GND terminal must be connected to the exposed pad, which needs to be connected through numerous vias to a PCB ground plane for effective thermal performance.

ELECTRICAL CHARACTERISTICS

 $(T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{IN} = 2.7\text{V to } 18\text{V}, V_{EN/UVLO} = 2\text{V}, V_{OVP} = V_{DEVSLP} = V_{PGTH} = V_{DMODE} = 0\text{V}, R_{ILIM} = 150k\Omega, C_{OUT} = 1\mu\text{F}, C_{SS} = 0$ open, PG = nFAULT = IMON = open. Positive current into terminals, all voltages are referenced to GND, typical values are at $T_J = +25^{\circ}\text{C}$, unless otherwise noted.)

+25°C, unless otherwise noted.) PARAMETER	SYMBOL	CONDIT	IONS	MIN	TYP	MAX	UNITS
			10113	IVIIIN	IIF	WAA	UNITS
Supply Voltage and Internal Under-		out T		0.7	1	10	.,
Operating Input Voltage	V _{IN}			2.7	0.4	18	V
Internal UVLO Threshold, Rising	V _{UVR}	001105054/41			2.4	2.5	V
Internal UVLO Hysteresis	V_{UVR_HYS}	SGM2535A/AL			186	250	mV
		SGM2535B/BL	T		186	251	
		$V_{EN/UVLO} = 2V$, $V_{IN} = 2.7V$	SGM2535A/AL	70	120	170	
			SGM2535B/BL	77	120	163	
Supply Current, Enabled	I _{Q_ON}	$V_{EN/UVLO} = 2V$, $V_{IN} = 12V$	SGM2535A/AL	80	133	190	μA
, ,	4_0.1		SGM2535B/BL	84	133	181	
		$V_{EN/UVLO} = 2V$, $V_{IN} = 18V$	SGM2535A/AL	80	135	190	
		VENUOVEO ZV, VIIN 10V	SGM2535B/BL	85	135	184	
			V _{IN} = 2.7V		1.0	3.0	
Supply Current, Disabled	I_{Q_OFF}	$V_{EN/UVLO} = 0V$	V _{IN} = 12V		3.9	8.5	μA
			V _{IN} = 18V		5.7	12.5	
Supply Current, Device Sleep Mode	I _{Q_DEVSLP}	$V_{DEVSLP} = 0V$, $V_{IN} = 2.7V$ to	18V, SGM2535A/AL	50	103	155	μΑ
Enable and Under-Voltage Lockout	(EN/UVLO) In	put					
EN/UVLO Threshold Voltage, Rising	V_{ENR}			0.965	0.990	1.015	V
EN/UVLO Threshold Voltage, Falling	V_{ENF}			0.895	0.920	0.940	V
EN Threshold Voltage for Low I _Q Shutdown, Falling	V _{SHUTF}			0.29	0.46	0.62	V
EN Hysteresis for Low I_Q Shutdown, Hysteresis $^{(1)}$	V _{SHUTF_HYS}				41		mV
EN Input Leakage Current	I _{EN}	V _{EN/UVLO} = 0V to 12V		-100	0	100	nA
Over-Voltage Protection (OVP) Inpu	ıt						
Over-Voltage Threshold Voltage, Rising	V _{OVPR}			0.965	0.990	1.015	V
Over-Voltage Threshold Voltage, Falling	V _{OVPF}			0.880	0.920	0.960	V
OVP Input Leakage Current	I _{OVP}	V _{OVP} = 0V to 5V		-150	0	150	nA
Device Sleep Mode Input (DEVSLP)	: Active-High	(SGM253A/AL)					
DEVSLP Threshold Voltage, Rising	V_{DEVSLPR}			1.75	1.82	1.89	V
DEVSLP Threshold Voltage, Falling	$V_{DEVSLPF}$			0.93	0.99	1.04	V
DEVSLP Input Leakage Current	I _{DEVSLP}	V _{DEVSLP} = 12V		0.51	1	1.75	μΑ
Diode Mode Input (DMODE): Active	-High (SGM25	3B/BL)					
DMODE Threshold Voltage, Rising	V_{DMODER}			1.75	1.82	1.89	V
DMODE Threshold Voltage, Falling	V_{DMODEF}			0.93	0.99	1.04	V
DMODE Input Leakage Current	I _{DMODE}	V _{DMODE} = 12V		0.51	1	1.75	μΑ
Output Ramp Control (SS)		•					
SS Charging Current	I _{ss}	V _{SS} = 0V, V _{IN} = 12V		0.7	1	1.2	μA
SS Discharging Resistance	R _{ss}	V _{EN/UVLO} = 0V, I _{SS} = 10mA si	inking		20	42	Ω
SS Maximum Capacitor Voltage	V _{SS_MAX}			2.52	2.64	2.77	V
SS to VOUT Gain	GAINss	$V_{IN} = 12V$, $\Delta V_{OUT}/\Delta V_{SS}$		11.90	12.08	12.27	V/V
Current Limit Programming (ILIM)	1			1	1	l .	
ILIM Bias Voltage	V_{ILIM}				0.89		V
-	l	L		_1			1

ELECTRICAL CHARACTERISTICS (continued)

 $(T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{IN} = 2.7\text{V to } 18\text{V}, V_{EN/UVLO} = 2\text{V}, V_{OVP} = V_{DEVSLP} = V_{PGTH} = 0\text{V}, R_{ILIM} = 150\text{k}\Omega, C_{OUT} = 1\mu\text{F}, C_{SS} = \text{open}, PG = \text{nFAULT} = \text{IMON} = \text{open}.$ Positive current into terminals, all voltages are referenced to GND, typical values are at $T_J = +25^{\circ}\text{C}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDIT	TIONS	MIN	TYP	MAX	UNITS	
			$R_{ILIM} = 150k\Omega$	0.53	0.59	0.63		
			R _{ILIM} = 88.7kΩ	0.89	0.98	1.07		
		V _{IN} - V _{OUT} = 1V	R _{ILIM} = 42.2kΩ	1.91	2.06	2.25		
Current Limit (2)	I _{LIM}		R _{ILIM} = 24.9kΩ	3.25	3.50	3.81	Α	
Garron Zimin	LIM		R _{ILIM} = 16.9kΩ	4.78	5.17	5.62	, ,	
		R _{ILIM} = open, open resistor Failure Test: UL60950)	, ,	0.3	0.44	0.57		
		R _{ILIM} = short, shorted resigned Point Failure Test: UL6095		0.44	0.60	0.76		
Device Sleep Mode Current Limit	I _{DEVSLP_LIM}	SGM2535A/AL		0.43	0.60	0.76	Α	
DMODE Current Limit	I _{DMODE_LIM}	DMODE = high, non-ideal of SGM2535B/BL	diode mode,	(0.47 × I _{LIN}	И	Α	
		$V_{IN} = 12V, V_{IN} - V_{OUT} = 5V,$		1.79	2.05	2.32		
Short-Circuit Current Limit (2)	I_{OS}	$V_{IN} = 12V, V_{IN} - V_{OUT} = 5V,$	$R_{ILIM} = 24.9k\Omega$	3.08	3.45	3.81	Α	
		$T_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	$R_{ILIM} = 16.9k\Omega$	4.66	5.09	5.52		
Fast-Trip Comparator Threshold (1) (2)	I _{FAST_TRIP}			1.5	5 × I _{LIM} + (0.3	Α	
Current Monitor Output (IMON)								
Gain Factor I _{IMON} : I _{OUT}	GAIN _{IMON}	I _{OUT} = 1A to 4A		48.1	52.3	57.2	μA/A	
Power Switch								
			T _J = +25°C	28	34	40		
On-Resistance	R_ON	I _{OUT} = 1A to 4A	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	19	34	50	mΩ	
			$T_J = -40^{\circ}C \text{ to } +125^{\circ}C$		34	56		
Pass FET Output (OUT)								
OUT Leakage Current in Off-State	1	V _{IN} = 18V, V _{EN/UVLO} = 0V, V ₀	_{DUT} = 0V sourcing	-9	-2	-1		
OUT Leakage Current in On-State	I _{LKG_OUT}	V_{IN} = 2.7V, $V_{EN/UVLO}$ = 0V, V_{IN}	_{OUT} = 18V sinking	6	16	26	μA	
V _{IN} - V _{OUT} Threshold for Reverse Protection Comparator, Falling	V_{REVTH}			-19	-11	-2	mV	
V _{IN} - V _{OUT} Threshold for Reverse Protection Comparator, Rising	V_{FWDTH}			46	105	164	mV	
Fault Flag (nFAULT): Active-Low								
nFAULT Internal Pull-Down Resistance	R _{nFAULT}	V _{OVP} = 2V, I _{nFAULT} = 5mA si	nking		20	48	Ω	
nFAULT Input Leakage Current	I _{nFAULT}	V _{nFAULT} = 0V to 18V		-200	0	200	nA	
Positive Input for Power Good Com	Positive Input for Power Good Comparator (PGTH)							
PGTH Threshold Voltage, Rising	V_{PGTHR}			0.965	0.990	1.015	V	
PGTH Threshold Voltage, Falling	V_{PGTHF}			0.895	0.920	0.940	V	
PGTH Input Leakage Current	I _{PGTH}	V _{PGTH} = 0V to 18V		-200	0	200	nA	
Power Good Comparator Output (P	G): Active-Hig	jh						
PG Internal Pull-Down Resistance	R _{PG}	V _{PGTH} = 0V, I _{PG} = 5mA sinki	ing		20	48	Ω	
PG Input Leakage Current	I _{PG}	V _{PG} = 0V to 18V		-100	0	100	nA	

ELECTRICAL CHARACTERISTICS (continued)

 $(T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{IN} = 2.7\text{V to } 18\text{V}, V_{EN/UVLO} = 2\text{V}, V_{OVP} = V_{DEVSLP} = V_{PGTH} = 0\text{V}, R_{ILIM} = 150k\Omega, C_{OUT} = 1\mu\text{F}, C_{SS} = \text{open}, PG = nFAULT = IMON = \text{open}. Positive current into terminals, all voltages are referenced to GND, typical values are at <math>T_J = +25^{\circ}\text{C}$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Thermal Shutdown (TSD)						
TSD Threshold (1)	T _{SD}			160		°C
TSD Hysteresis (1)	T _{HYS}			20		°C

NOTES:


- 1. These parameters are given as a reference and are not considered part of SGMICRO's official device specifications for warranty purposes.
- 2. Pulse-testing methods ensure that the junction temperature remains near the ambient temperature. Thermal impacts should be considered independently.


TIMING REQUIREMENTS


 $(T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, V_{IN} = 2.7\text{V to } 18\text{V}, V_{EN/UVLO} = 2\text{V}, V_{OVP} = V_{DEVSLP} = V_{PGTH} = 0\text{V}, R_{ILIM} = 150\text{k}\Omega, C_{OUT} = 1\mu\text{F}, C_{SS} = \text{open}, PG = nFAULT = IMON = \text{open}. Positive current into terminals, all voltages are referenced to GND, typical values are at <math>T_J = +25^{\circ}\text{C}$, unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Enable and UVLO Input							
	t _{ON_DLY}	EN/UVLO↑ (100mV above V _{ENR}) to	SGM2535A/AL		262		
EN Turn-On Delay		$V_{OUT} = 100 \text{mV},$ $C_{SS} < 0.8 \text{nF}$	SGM2535B/BL		273.4		μs
·	*****	EN/UVLO \uparrow (100mV above V _{ENR}) to V C _{SS} \geq 0.8nF, [C _{SS} in nF]	v _{OUT} = 100mV,	200 + 160 × C _{SS}			μs
ENT 0"D		EN/UVLO↓ (100mV below V _{ENF}) to SGM	SGM2535A/AL		1.24		
EN Turn-Off Delay	t _{OFF_DLY}		SGM2535B/BL		1.3		μs
Over-Voltage Protection Input (OVP)					•	
OVP Disable Delay	t _{OVP_DLY}	OVP↑ (100mV above V _{OVPR}) to nFAU	JLT↓		1.0		μs
Diode Mode Input: Active-High	(DMODE)					•	
DMODE Turn-On Delay		DMODE \downarrow to $(V_{IN} - V_{OUT}) \le 200 \text{mV}$, with 1A resistive load at VOUT			87		
DMODE Turn-Off Delay	t _{DMODE}	DMODE \uparrow to $(V_{IN}$ - $V_{OUT})$ > 200mV, 1A resistive load at VOUT			11.0		μs
Output Ramp Control (SS)							
		EN/UVLO \uparrow to V _{OUT} = 4.5V, with C _{SS} = open			0.36		
Output Ramp Time	t _{ss}	EN/UVLO \uparrow to V _{OUT} = 11V, with C _{SS} = open EN/UVLO \uparrow to V _{OUT} = 11V, with C _{SS} = 1nF		0.23	0.39	0.56	ms
					1.40		
Current Limit							
Fast-Trip Comparator Delay	t _{FASTRIP_DLY}	I _{OUT} > I _{FAST_TRIP}			300		ns
Reverse Protection Comparato	r				_		
Reverse Protection Comparator	t _{REV_DLY}	$(V_{IN}$ - $V_{OUT})$ (10mV overdrive below V_{REVTH}) to nFAULT			1.8		
Delay t_{FWD}		(V _{IN} - V _{OUT})↑ (10mV overdrive above V _{FWDTH}) to nFAULT↑			3.7		μs
Power Good Comparator Output	ut (PG): Act	ive High					
	t _{PG_R}	Rising edge, all models		0.43	0.66	0.89	ms
PG Delay (De-Glitch) Time	t _{PG_F}	Falling edge (SGM2535A/AL)		0.43	0.66	0.89	ms
	t _{PG_F}	Falling edge (SGM2535B/BL)			2.59		ms
Thermal Shutdown (TSD)							
Retry Delay in TSD		SGM2535A/B Only			160		ms


TYPICAL PERFORMANCE CHARACTERISTICS





















































































 V_{IN} = 12V, C_{OUT} = 1 μ F, PG and nFAULT are pulled up through a 100k Ω resistor, unless otherwise noted.

















 V_{IN} = 12V, C_{OUT} = 1 μ F, PG and nFAULT are pulled up through a 100k Ω resistor, unless otherwise noted.









FUNCTIONAL BLOCK DIAGRAM




Figure 2. Block Diagram-SGM2535A/AL

FUNCTIONAL BLOCK DIAGRAM




Figure 3. Block Diagram-SGM2535B/BL

DETAILED DESCRIPTION

Overview

The SGM2535 is an eFuse integrated with back-to-back FETs and a full range of protection functions. It is suitable for 2.7V to 18V power system protection applications.

For hot plug-in applications, the SGM2535 provides inrush current control through adjustable output slew rate. Besides, the part also provides over-current protection and short-circuit protection. Specifically, the adjustable over-current limit simplifies design of the power supply, and the short-circuit protection with fast response can cut off the load current rapidly once output short-circuit event is detected. The over-current limit threshold can be reset to 0.6A to 5.3A through external resistor on the ILIM pin.

The device monitors the input voltage to provide under-voltage protection and over-voltage protection. The voltage protection threshold is up to 2% which helps to supervise the bus voltage well without the need for additional voltage supervisor chip.

The device is suitable for power system protections such as Solid-State Disk (SSD) drives to avoid immediate power loss fault. The device monitors the voltage difference between input and output, namely V_{IN} - $V_{\text{OUT}},$ to provide reverse blocking protection against reverse current from output or input power loss condition. Besides, the part signals the controller through the state indicator pin to control power and the hold-up capacitor for data hardening.

Besides the above features, the additional features of SGM2535 include:

- Precise load current monitor.
- Power Good (PG) indicator for power rail voltage (input voltage, output voltage or any other) monitoring through the integrated comparator with precise reference.
- Over-temperature protection with thermal shutdown.
- Input power supply under-voltage and over-voltage fault reports with deglitch time.
- Available latch-off and auto-retry versions after thermal shutdown.

Feature Description

Enable and Adjusting Under-Voltage Lockout

The internal FETs of SGM2535 can be controlled by the EN/UVLO pin. When $V_{\text{EN/UVLO}} < V_{\text{ENF}}$, the internal FETs will be turned off, and the OUT is disconnected from IN. When $V_{\text{EN/UVLO}}$ is below the shutdown threshold voltage V_{SHUTF} , the device will enter shutdown mode with the supply current IQ less than 3.9µA to minimize power loss. Setting the EN/UVLO low and high again resets the SGM2535AL when the part is latched off due to fault.

The EN/UVLO pin has low internal deglitch delay on the falling edge to fast detect power loss fault. A higher deglitch delay can be achieved by placing an external capacitor on the EN/UVLO pin to GND.

The SGM2535 provides programmable input under-voltage lockout (UVLO) threshold on the EN/UVLO pin by placing a resistor divider from the VIN to EN/UVLO pin to GND. Once the UVLO condition is detected, the internal FETs are turned off quickly with the nFAULT pin asserted. If the UVLO function is not needed, this pin can be tied to the IN pin. Note that the EN/UVLO pin should not be left floating.

The device also provides fixed UVLO protection on the supply VIN terminal. The device is disabled when V_{IN} is below the internal UVLO threshold V_{UVF} . The internal UVLO hysteresis is 186mV.

Over-Voltage Protection (OVP)

The SGM2535 provides input over-voltage lockout (OVLO) protection. The OVLO threshold can be programmed by placing a resistor divider from the VIN to OVP pin to GND. When the voltage on the OVP pin V_{OVP} is greater than the internal reference V_{OVPR} , the internal FETs will be turned off. The OVP pin should be tied to GND if the protection is not needed.

Hot Plug-in and Inrush Current Control

The SGM2535 is designed to provide hot plug-in power management by controlling the inrush current as well as the output slew rate. This design helps eliminate the voltage drop and avoid undesired power reset. The output ramp rate is set by the capacitor from the SS pin to GND, as shown in Figure 4. The slew rate can be calculated using Equation 1.






Figure 4. Output Ramp-up Time tss is Set by Css

$$I_{SS} = \left(\frac{C_{SS}}{GAIN_{SS}}\right) \times \left(\frac{dV_{OUT}}{dt}\right) \tag{1}$$

where,

Iss = $1\mu A$ (TYP).

 $\frac{dV_{OUT}}{dt} = Desired output slew rate.$

 $GAIN_{SS}$ = SS to output slew rate = 12.08.

$$t_{ss}(ms) = 8.28 \times 10^{-2} \times V_{IN} (V) \times C_{ss} (nF)$$
 (2)

The SS pin can be floated to obtain a fastest output slew rate.

For startup with load, the load current is controlled within the over-current limit set by the resistor R_{ILIM} on the ILIM pin.

Overload and Short-Circuit Protection

The load current is continuously sensed and monitored. When over-current occurs, the current is precisely limited to the current limit I_{LIM} set by the R_{ILIM} resistor.

$$I_{\text{LIM}} = \frac{87.5}{R_{\text{ILIM}}(k\Omega)} \tag{3}$$

where, I_{LIM} is the over-current limit in Ampere, R_{ILIM} is the current limit resistor on the ILIM pin.

The SGM2535 is designed with two different limit levels: a current limit level (I_{LIM}) and a fast-trip threshold I_{FAST_TRIP} .

Note that the current limit performance is directly determined by the bias current on the ILIM pin. When routing the PCB, the I_{LIM} node must be kept away from any noisy signals.

Overload Protection

When overload occurs, the internal current limit amplifier of the device regulates the load current to the current limit threshold $I_{\text{LIM}}.$ The output voltage would drop under regulation, which leads to increased power dissipation of the device. Once the junction temperature T_{J} reaches the over-temperature protection threshold $T_{\text{SD}},$ the internal FETs would be turned off. During thermal shutdown, the SGM2535AL version remains latched-off, while the SGM2535A version would perform auto-restart with 160ms cycle when T_{J} falls below T_{SD} - 20°C. During thermal shutdown, the nFAULT pin is asserted to indicate fault condition.

Short-Circuit Protection

When the output short-circuit occurs, the current from VIN to VOUT rises very rapidly. Due to limited bandwidth, the current limit amplifier is unable to respond quickly to this condition. To solve this, the SGM2535 integrates with a fast-trip comparator which could shut down the internal FETs within 1µs. The fast-trip comparator works and cuts off the short-circuit current when the current through the device lout exceeds the fast-trip threshold IFAST_TRIP. The fast-trip threshold is designed to be greater than 50% of the ILIM $(I_{FAST_TRIP} = 1.5 \times I_{LIM} + 0.3)$. The internal FETs would remain off-state for only a few ms following by soft-restart in a current limit manner where current through the device is regulated to I_{LIM} under the regulation of current limit amplifier. Then, the device behaves the same as the overload condition. The fast-trip short-circuit protection is shown in Figure 5.




Figure 5. Fast-Trip Current

FAULT Response

The SGM2535 provides an nFAULT pin for fault indicator. The open-drain nFAULT pin is asserted under over-voltage, under-voltage, and reverse current and thermal shutdown conditions. The nFAULT pin remains active-low until the above fault is removed and the device operates normally. To avoid false trigger of fault, the device is integrated with a deglitch delay for over-voltage and under-voltage (1.24µs TYP for SGM2535A/AL, and 1.3µs TYP for SGM2535B/BL) conditions. This design ensures that transient fluctuation on the bus would not false assert the nFAULT pin.

The nFAULT pin can be pulled up through a resistor to input, output or other voltage rail. This pin can be left floating or tied to GND if not used. The nFAULT pin would be reset when the input voltage is below V_{UVF} .

Current Monitoring

The SGM2535 has a current monitoring function at the IMON pin. The sourcing current of this pin is proportional to the current of internal FETs. By placing a resistor R_{IMON} from this pin to GND, this monitored current is transformed to voltage as calculated in Equation 4.

The maximum voltage on the IMON pin is internally limited to minimum (V_{IN} - 0.5V, 4.5V). With this limitation, the maximum value of R_{IMON} can be determined using Equation 4.

$$R_{IMON_MAX} = \frac{minimum (V_{IN} - 0.5, 4.5)}{1.6 \times I_{LIM} \times GAIN_{IMON}}$$
 (4)

The voltage on the IMON pin, V_{IMON} , is calculated using Equation 5.

$$V_{IMON} = R_{IMON} \times (I_{OUT} \times GAIN_{IMON})$$
 (5)

where,

GAINIMON is the gain factor IMON: IOUT (52.3µA/A TYP).

IOUT is the current from VIN to VOUT.

The analog IMON voltage can be converted to digital data using an ADC (such as SGM58031) for current read through IC interface bus.

Power Good Comparator

The SGM2535 provides a power good indicator through the PG pin. The open-drain active-high PG pin is controlled by the PGTH pin which incorporates a voltage comparator. The positive terminal of the comparator is the PGTH pin, and the negative terminal is tied to the internal reference V_{PGTHR} (0.99V TYP). The PG pin would be asserted when the internal FETs are fully turned on and the PGTH voltage is greater than the V_{PGTHR}.

The PG pin incorporates an internal deglitch delay to ensure that the internal FETs is fully turned on and the device startup is completed before the downstream load is connected.

The PG pin can be pulled up through resistor to input, output or other power supply rail. This pin can be left floating or tied to GND if not used.

VIN, VOUT and GND Pins

The SGM2535 has multiple IN and OUT pins.

All VIN pins should be connected together to the power supply. It is recommended to place a ceramic input capacitor between VIN and GND. The capacitor should be close to the terminal for better transient suppression. The recommended input voltage is 2.7V to 18V.

Thermal Shutdown

The SGM2535 incorporates over-temperature protection with thermal shutdown function. The internal FETs would be turned-off when the internal temperature $T_{\rm J} > T_{\rm SD}$ (+160°C TYP). For the auto-retry version, the part will continuously attempt to restart with a 160ms cycle after $T_{\rm J}$ drops below $T_{\rm SD}$ - 20°C. During thermal shutdown, the nFAULT pin is asserted to indicate fault condition.

Device Functional Modes Device Sleep Mode for SATA® Interface Devices SGM2535A/AL Only

Device Sleep is a new state introduced by SATA®, which needs a low power level operation for SATA storage systems. In the Device Sleep mode, the power consumption is limited to 5mW or less for SSDs.

The SGM2535 incorporates a Device Sleep operation mode (DEVSLP) specifically used for driving SATA device in low power level. The DEVSLP pin is compatible with standard signal levels of controller. In the Device Sleep mode, the over-current limit threshold is set to IDEVSLP_LIM and the reverse current/voltage protection as well as the current monitor function are disabled. The other functions remain active and behave the same as the normal operation mode.

When the device enters into Device Sleep mode, ensure that the load current is limited to less than IDEVSLP_LIM. Also, when back to normal operation mode, the device should be sequenced before the downstream load. Otherwise, the load current could exceed the over-current limit which causes current limit operation and further lead to thermal shutdown. Figure 7 to Figure 10 illustrate the behavior of the system in

DEVSLP mode.

Diode Mode SGM2535B/BL Only

The device provides a Diode Mode through the DMODE pin. This pin is active high with internal pull down. Under this mode, the device acts as a non-ideal diode rather than a MOSFET as shown in Figure 6, and the over-current limit is set to 50% of normal mode by RLIM resistor. The Diode Mode is useful for Power MUX applications to switch from the main power supply to the auxiliary power and vice-versa smoothly when the two supplies are within a diode drop pf each other.




Figure 6. Diode Mode: VIN to VOUT Power Path

Shutdown Control

The internal FETs of SGM2535 can be remotely turned off by pulling the EN/UVLO pin below 0.6V through an open-drain (collector) transistor. The supply current I_Q is reduced to less than 12 μ A in the shutdown mode. Once the UVLO pin is released, the device restarts with the programmed output slew rate.





Figure 7. In and Out of DEVSLP Mode with 500mA Load



Time (500μs/div)

Figure 9. IMON Disabled in DEVSLP Mode

Vout
Vin

VDOMDE 3 8.00

VOUT-Vin

Time (1ms/div)

Figure 11. Transition from Normal Mode to Non-Ideal Diode




Figure 8. In and Out of DEVSLP Mode with 800mA Load




Figure 10. Hot-Short and Retry in DEVSLP Mode

VIN VOUT

VDOMDE

3, 0.00

VOUT-VIN

2.00

Time (200ms/div)

RLOAD = 100


2V/div 2V/div 2V/div 5V/div

Time (1ms/div)

Figure 12. Transition from Non-Ideal Diode Mode to Normal Mode

APPLICATION INFORMATION

Typical Application



NOTE: 1. C_{IN}: Suggest using 10µF to suppress transients caused by PCB wiring inductance or input wiring.

Figure 13. Typical Application Schematics: eFuse for Enterprise SSDs-SGM2535A/AL

Design Requirements

Table 1. Design Parameters

Design Parameter	Example Value
Input voltage range	12V
Under-voltage lockout set point	10.8V
Over-voltage protection set point	16.5V
Load at startup	4.8Ω
Current limit	5A
Load capacitance	100µF
Ambient temperature	+85°C

Detailed Design Procedure Step by Step Design Procedure

The following parameters must be decided by the designer previously:

- Normal input operation voltage.
- Maximum output capacitance.
- Maximum current limit level.
- Load during startup.
- Maximum ambient temperature during operation.

The below design procedure aims to control the device junction temperature under both steady and transient condition with appropriate output slew rate and other components. The design procedure is for reference and the designer could adjust according to actual criteria.

Programming the Current limit Threshold: R_{ILIM} Selection

The over-current limit threshold is set by the resistor R_{ILIM} at the ILIM pin using Equation 6.

$$R_{ILIM} = \frac{87.5}{5} = 17.5 k\Omega$$
 (6)

Using the nearest standard 1% resistor values, R_{ILIM} = 17.4k Ω is chosen.

Under-Voltage Lockout and Over-Voltage Set Point

The under-voltage lockout (UVLO) and the over-voltage lockout (OVLO) thresholds can be adjusted through the resistor divider network R_1 , R_2 and R_3 connected from among VIN, EN/UVLO, OVP and GND pins. The resistor values are calculated using Equation 7 and Equation 8.

$$V_{\text{OVPR}} = \frac{R_3}{R_1 + R_2 + R_3} \times V_{\text{OV}} \tag{7}$$

$$V_{ENR} = \frac{R_2 + R_3}{R_1 + R_2 + R_3} \times V_{UV}$$
 (8)

For minimizing the current drawn by the resistors, use higher values of resistance for R_1 , R_2 and R_3 .

However, the internal leakage current of the device pins would introduce errors to the calculations. Therefore, the current flows through the resistors current, I_{R123} must be chosen to be 20x greater than the leakage current expected.

From the EC table, $V_{OVPR}=0.99V$ and $V_{ENR}=0.99V$. For design requirements, $V_{OV}=16.5V$ and $V_{UV}=10.8V$. First choose the value of $R_3=31.2k\Omega$. Then use Equation 7, which gives $(R_1+R_2)=488.8k\Omega$, and combine this with Equation 8, which gives $R_2=16.47k\Omega$. Finally, $R_1=472.33k\Omega$.

Using the closest standard 1% resistor values: R_1 = 475k Ω , R_2 = 16.7k Ω , and R_3 = 31.2k Ω .

The input power failure is detected on the falling edge of V_{IN} , and the threshold is 7% lower than the rising threshold, V_{UV} as shown in Equation 9.

$$V_{PFAIL} = 0.93 \times V_{UV} \tag{9}$$

Programming Current Monitoring Resistor - RIMON

 V_{IMON} is proportional to the load current, which can be read through an ADC for system state monitoring. The R_{IMON} should be selected based on the maximum voltage at IMON pin. Equation 10 gives the calculation.

$$R_{\text{IMON}} = \frac{V_{\text{IMON_MAX}}}{I_{\text{LIM}} \times 52.3 \times 10^{-6}}$$
 (10)

For I_{LIM} = 5A, suppose the voltage range of ADC is 0V to 5V, V_{IMON_MAX} is 4.5V and R_{IMON} is calculated by:

$$R_{IMON} = \frac{4.5}{5 \times 52.3 \times 10^{-6}} = 17.2 k\Omega$$
 (11)

Select R_{IMON} less than the calculated value to ensure that ADC is within the operation range for maximum load current.

Choose closest 1 % standard value: 16.9kΩ.

If current monitoring up to IFAST_TRIP is desired, RIMON can be reduced by a factor of 1.6.

Setting Output Voltage Ramp Time (tss)

During startup and steady state operation, the device temperature should be well designed below the upper limit to avoid thermal shutdown. Since transient power dissipation are often much greater than the steady state, it is necessary to design the proper startup time and inrush current for the given output capacitance to prevent the device from thermal shutdown.

Considering the two possible cases, the soft-start capacitor Css is determined:

Case1: Startup without Load: Only Output Capacitance C_{OUT} Draws Current during Startup

During startup, the voltage difference on the internal FETs ($V_{\text{IN}}/V_{\text{OUT}}$) as well as the power dissipation decrease. The average power dissipation during startup is equal to the area of the red curve averaged over startup time tss. See Figure 14 and Figure 15.




Figure 14. Startup without Load




Figure 15. PD_INRUSH due to Inrush Current

For SGM2535, the inrush current is calculated by:

$$I = C \times \frac{dV}{dt} \Rightarrow I_{INRUSH} = C_{OUT} \times \frac{V_{IN}}{t_{cs}}$$
 (12)

The power dissipation of the device during startup is:

$$P_{D_{\perp}INRUSH} = 0.5 \times V_{IN} \times I_{INRUSH}$$
 (13)

Note that Equation 13 is only applicable for startup without any load drawing current.

Case2: Startup with Load: Output Capacitance C_{OUT} and Load Draws Current during Startup

When both the output capacitance and the load draw current during the startup process, the device will have additional power dissipation. Suppose a resistor load R_{L_SU} is driven during startup, the current flows through the resistor load ramps up proportional to the output voltage. See Figure 16 and Figure 17.




Figure 16. Startup with Load




Figure 17. PD_LOAD in Load during Startup

The additional power dissipation introduced by the resistor load is:

$$(V_1 - V_0) \times t = V_{1N} \times (1 - \frac{t}{t_{no}})$$
 (14)

$$I_{L}(t) = \left(\frac{V_{IN}}{R_{L_SU}}\right) \times \frac{t}{t_{SS}}$$
 (15)

The total energy loss of the device introduced by the resistor load during startup is:

$$W_{t} = \int_{0}^{t_{SS}} V_{IN} \times \left(1 - \frac{t}{t_{SS}}\right) \times \left(\frac{V_{IN}}{R_{L-SU}} \times \frac{t}{t_{SS}}\right) dt$$
 (16)

Using Equation 17, the average power loss of the device introduced by the load during startup is given by:

$$P_{D_LOAD} = \left(\frac{1}{6}\right) \times \frac{V_{IN}^2}{R_{I_SIJ}}$$
 (17)

Therefore, the total power loss of the device during startup is:

$$P_{D_STARTUP} = P_{D_INRUSH} + P_{D_LOAD}$$
 (18)

Therefore, the total current during startup is:

$$I_{STARTUP} = I_{INRUSH} + I_{L}(t)$$
 (19)

If Istartup > ILIM, the device limits the current to ILIM and the current limited charging time is:

$$t_{\text{SS_CURRENT LIMIT}} = C_{\text{OUT}} \times \frac{V_{\text{IN}}}{I_{\text{LIM}}}$$
 (20)

For the above design, using Equation 21, the soft-start capacitor Css is selected as 1nF.

$$t_{ss} = 8.28 \times 10^{-2} \times 12 = 0.994 \text{ms} \approx 1 \text{ms}$$
 (21)

Using Equation 22, the inrush current drawn by the output capacitance C_{OUT} during startup is:

$$I_{INRUSH} = (100 \times 10^{-6}) \times \left(\frac{12}{1 \times 10^{-3}}\right) = 1.2A$$
 (22)

Using Equation 23, the power dissipation introduced by C_{OUT} is:

$$P_{D \text{ INRUSH}} = 0.5 \times 12 \times 1.2 = 7.2W$$
 (23)

For P_{DINRUSH} = 7.2W, the thermal shutdown time should be greater than the soft-start time t_{SS} . The thermal shutdown time is about 30ms for T_A = +85°C, P_D = 7.2W. Therefore, it is safe to use 1ms soft-start time with only output capacitance and without load.

Furthermore, considering the 4.8Ω of startup load, the additional power dissipation during startup is:

$$P_{D_{LOAD}} = \left(\frac{1}{6}\right) \times \frac{12 \times 12}{4.8} = 5W$$
 (24)

The total power dissipation during startup is:

$$P_{D \text{ STARTUP}} = (7.2 + 5) = 12.2W$$
 (25)


For P_D = 12.2W, the thermal shutdown time is about 7ms for T_A = +85°C, see Thermal Shutdown Time vs. Power Dissipation figure in TYPICAL PERFORMANCE CHARACTERISTICS section. Therefore, it is safe to use 1ms soft-start time with a 4.8 Ω of startup load.


If lower power loss during startup is needed, the soft-start capacitor C_{SS} can be increased to meet this requirement.

Programing the Power Good Set Point

 R_4 and R_5 set the PG signal threshold. For this design, the PG threshold is 11V and the values of R_4 and R_5 are calculated using Equation 25.

Application Curves






$$V_{PGTH} = 0.99 \times \left(1 + \frac{R_4}{R_5}\right)$$
 (26)

For lower current consumed, it is recommended to use high values of resistors. For example, choose R_4 = $475k\Omega$, R_5 = $47k\Omega$ and V_{PGTH} = 11V.


Support Component Selections - R₆, R₇ and C_{IN}

 R_6 and R_7 are required only if the state indictor function PG and nFAULT are used. These resistors are used for pulling up the open-drain transistors. The current flows through these pins should not exceed 10mA. The capacitor placed at VIN terminal is used to suppress transient voltages and noise. If acceptable, it is recommended to use a range of $0.1\mu F$ to $10\mu F$ for C_{IN} .


































System Examples for SGM2535A/AL Power Failure Protection and Data Retention in SSDs

For enterprise and industrial SSD applications, the hold-up capacitor bank is needed to prevent data loss during power failure fault. The power-failure fault could happen due to power supply hot plug-out or input transient brown out.

The SGM2535 detects the input voltage at EN/UVLO pin and turns off the device when V_{IN} drops below the preset

UVLO threshold. The device also monitors the voltage between input and output V_{IN} - V_{OUT} and cuts off the reverse current when V_{IN} - V_{OUT} exceeds -10mV. Besides, the device has a fault indicator pin nFAULT to signal the SSD controller for initialing the date hardening.

The typical block diagram and application schematic of SGM2535 implementation for enterprise SSD are shown in Figure 18 and Figure 19.




Figure 18. Power Circuit Block Diagram of Enterprise and Industrial SSDs








Figure 19. Enterprise SSD - Hold-up Capacitor Implementation using SGM2535A/AL

Application Curves

 C_{OUT} = 1500 μ F, R_{LOAD} = 5.6 Ω , unless otherwise noted.







System Examples for SGM2535B/BL Active ORing (Auto-Power Multiplexer) Operation

For redundant power supply (ORing) applications shown in Figure 20, Schottky diodes are usually used for connecting parallel power sources, such as a battery source paralleled with a hold-up capacitor bank. Besides, additional eFuses are needed to provide protections which increase system complexity. With the integrated diode mode and multiple protection modes,

the SGM2535B provide a simple solution. The ORing power system using SGM2535B is shown in Figure 20.

The SGM2535B integrates with a fast reverse comparator to provide reverse current blocking protection as shown in Figure 21. The internal FET is turned off within 3.7µs (TYP) when the voltage difference between VIN and VOUT (V_{IN} - V_{OUT}) drops below -10mV, and is turned on within 1.8µs (TYP) when V_{IN} - V_{OUT} exceeds 100mV. Besides, both the device can operate in Diode Mode through controlling the DMODE pin separately.




Figure 20. Active ORing Implementation






Figure 21. Active ORing Thresholds

Application Curves

 V_{IN1} = 12.2V, V_{IN2} = 12V, C_{OUT} = 100 μ F, C_{SS} = 1nF, and R_{LOAD} = 12 Ω , unless otherwise noted.





Power Supply Recommendations

The SGM2535B/SGM2535BL is designed for a supply voltage from 2.7V to 18V. If the distance between the power supply and the device is more than a few inches away, it is recommended to place a bypass ceramic capacitor greater than $0.1\mu F$ at the VIN terminal. The rated current of the power supply must be greater than the over-current threshold set by the device, otherwise the supply voltage will drop in the event of an over-current or short-circuit.

Transient Protection

If the short-circuit or over-current limit case occurs, the device may cut off the current, and due to the parasitic inductance in series at the input and output of the device, a positive voltage spike will occur at the input with a negative voltage spike occur at the output. The amplitude of the voltage spike is determined by the parasitic inductance. These transients can cause the voltage on the device pins to exceed their maximum absolute rating if the following measures are not taken:

- The length of the wires at the input and output of the device is as small as possible.
- A TVS diode is paralleled at the input port of the device to absorb a positive voltage spike, and a Schottky diode is connected in parallel to the output port to absorb a negative voltage spike.
- Choose a large PCB GND plane.
- Connect a low ESR ceramic capacitor larger than 10µF near the VOUT pin.

• A ceramic capacitor greater than 10µF is connected near the input pin to absorb and suppress transient voltage spikes and ringing.

The value of the input capacitance can be calculated from the Equation 27:

$$V_{\text{SPIKE _ABSOLUTE}} = V_{\text{IN}} + I_{\text{L}} \times \sqrt{\frac{L_{\text{IN}}}{C_{\text{IN}}}}$$
 (27)

Where V_{IN} is the rating of the input voltage, I_{L} is the load current, L_{IN} is the effective inductance seen looking into the source, and C_{IN} is the capacitance of the input.

For applications such as USB-C interfaces, the power cord may be plugged into the output of the device. In this case, the voltage stress from OUT to IN may exceed the absolute maximum rating, so it is recommended to add a TVS diode from OUT to IN to clamp the voltage for safety.

Output Short-Circuit Measurements

The output short-circuit waveform may be affected by factors such as input leads, power supply bypass, layout, device selection, circuit location, and output short-circuit method. It is difficult to obtain repeatable and similar output short-circuit test results. Therefore, the short-circuit results in this datasheet are for informational purposes only. Different short-circuit test results may be achieved because of different test conditions.

LAYOUT GUIDELINES

In any application, it is recommended to connect a decoupling capacitor of $0.1\mu F$ or greater between VIN and GND. This decoupling capacitor should be as close as possible to VIN and GND pins.

The power path should be as wide and short as possible, with a current carrying capacity of more than twice the device's current limit.

The GND pin of the device must be connected to PCB ground which is a copper plane or island as short as possible.

The VIN and VOUT pins of the device are used to dissipate heat. Therefore, these two pins should be dissipated as much as possible through the copper plane on the top layer or bottom layer on the PCB. Placing thermal vias on the copper plane improves on-resistance as well as current sensing accuracy.

External components of the device as follows should be placed as close to the corresponding pins as possible:

- RILIM
- Css
- Resistor dividers of EN/UVLO, OVLO and PGTH

The other end of these components is connected to ground via the shortest possible path. The ILIM pin should have a parasitic capacitance of less than 50pF, and the connection path of this pin should be away from the switching signal.


Protection components such as TVS or Schottky diodes should be connected to the device via a short path to avoid large line inductance. It is important to note that the loop area formed by the protection components should be as small as possible.

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

APRIL 2025 – REV.A.2 to REV.A.3	Page
Updated figure 1, figure 13, figure 19 and figure 20	1, 23, 29, 30
Updated recommended operating conditions	2
Updated support component selections - R ₆ , R ₇ and C _{IN} section	26
DECEMBER 2024 – REV.A.1 to REV.A.2	Page
Added SGM2535B and SGM2535BL versions	All
SEPTEMBER 2024 – REV.A to REV.A.1	Page
Adjusted the position of application curves	
Added a typical block diagram and an application schematic	24, 25
Changes from Original (JUNE 2024) to REV.A	Page
Changed from product preview to production data	All

PACKAGE OUTLINE DIMENSIONS TQFN-3×4-20L




Complete al	Dimensions In Millimeters					
Symbol	MIN	NOM	MAX			
Α	0.700	0.750	0.800			
A1	0.000	-	0.050			
A2		0.203 REF				
b	0.200	0.250	0.300			
D	2.900	3.000	3.100			
Е	3.900	4.000	4.100			
D1	1.600	1.700	1.800			
E1	2.600	2.700	2.800			
L	0.300	0.400	0.500			
е	0.500 BSC					
eee	0.080					

NOTE: This drawing is subject to change without notice.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-3×4-20L	13"	12.4	3.40	4.40	1.10	4.0	8.0	2.0	12.0	Q1

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13″	386	280	370	5	