

## SGM41603A I<sup>2</sup>C Controlled 10A Bidirectional Switched-Capacitor Converter

#### GENERAL DESCRIPTION

The SGM41603A is an efficient 2:1/1:2 bidirectional switched-capacitor converter with integrated power switches. It can deliver 10A in forward direction (2:1 voltage divider) and 5A in the reverse direction (1:2 voltage doubler). This device allows using a 2S Li+ power source as a 1S Li+ solution by inserting it between the 2S battery pack and 1S load input and save the existing 1S power architecture that is powered from the same battery. It can also function as a voltage doubler when V1X is connected to a 1S power supply.

This 2-channel high switching frequency (MAX 1.5MHz) and inductor-less topology allows low profile design with small footprint. The high switching frequency also reduces the size and quantity of the required capacitors. Safe operation is assured by over-voltage, under-voltage, over-current and thermal protections. Interference is also minimized by the built-in frequency dithering option. This device can achieve 99.3% efficiency which is among the highest in its class. Thermal management of such a low loss device is simple that makes it an ideal choice for industrial, consumer, and medical applications.

The I<sup>2</sup>C interface allows flexible parameter settings including OCP, OVLO, switching frequency thresholds and soft-start currents and durations. The SGM41603A is available in a tiny WLCSP-2.85×2.59-42B-A package.

#### **APPLICATIONS**

Smartphones, Tablets, Ultrabooks,
Chromebooks, DSLR and Mirrorless Cameras,
Power Banks, 2S Li+ Battery Applications,
Smartphone Direct Charging, Portable Printers,
Portable Gaming Devices, Two-Way Radios

#### **FEATURES**

- Bidirectional Switched Capacitor Converter
  - Forward Direction 2:1 Conversion, Reverse Direction 1:2 Conversion
  - 2-Channel Interleaved Operation (90° or 180°)
  - 8 Integrated N-Type MOSFET Switches
  - 10A Output Current Capability
  - 99.3% Peak Efficiency
- Low IQ Current: 50µA Forward Operating
- I<sup>2</sup>C Interface with Interrupt Signaling
- Adjustable Soft-Start Current and Timeout
- 0.25MHz to 1.5MHz Adjustable Switching Frequency
- Low EMI with Switching Frequency Dithering
- Enable Input
- Out-of-Audio Option at Light Load
- Power Good Output
- Programmable V1X & V2X Over-Voltage Lockout
- Separate OCP Adjustment for Each Direction
- Thermal Alarm and Protection
- Available in a Green WLCSP-2.85×2.59-42B-A Package

#### TYPICAL APPLICATION





Figure 1. Typical Application Circuit

#### PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	RATURE ORDERING		PACKING OPTION
SGM41603A	WLCSP-2.85×2.59-42B-A	-40°C to +85°C	SGM41603AYG/TR	1EZ XXXXX XX#XX	Tape and Reel, 5000

#### **MARKING INFORMATION**

NOTE: XXXXX = Date Code, Trace Code and Vendor Code. XX#XX = Coordinate Information and Wafer ID Number.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

# I<sup>2</sup>C Controlled 10A Bidirectional Switched-Capacitor Converter

### ABSOLUTE MAXIMUM RATINGS VAC to PGND .....-0.3V to 28V V2X to PGND.....-0.3V to 16V BSTxP to PGND .....-0.3V to 16V BSTxN to PGND .....--0.3V to 8V BSTxP to CFxP.....-0.3V to 6V BSTxN to CFxN .....-0.3V to 6V CFxP to PGND .....-0.3V to (V<sub>V1X</sub> + 6V) CFxN to PGND ......-0.3V to 6V V1X to PGND.....-0.3V to 6V PGND to AGND ..... -0.3V to 0.3V HVDD to AGND ......-0.3V to (V<sub>V1X</sub> + 6V) AVDD to AGND .....-0.3V to 6V EN, ADDR to AGND .....--0.3V to 16V IRQB to AGND.....-0.3V to 6V SCL, SDA to AGND ......-0.3V to 6V PGOOD to AGND .....-0.3V to 2.0V V1X Continuous RMS Current (Forward Mode)......10A V2X Continuous RMS Current (Reverse Mode) ......5A Package Thermal Resistance Junction Temperature.....+155°C Storage Temperature Range .....-65°C to +155°C Lead Temperature (Soldering, 10s).....+260°C ESD Susceptibility (1)(2) HBM.....±2000V CDM .....±1000V

#### NOTES:

- 1. For human body model (HBM), all pins comply with ANSI/ESDA/JEDEC JS-001 specifications.
- 2. For charged device model (CDM), all pins comply with ANSI/ESDA/JEDEC JS-002 specifications.

#### RECOMMENDED OPERATING CONDITIONS

VAC	22V (MAX)
V2X (Forward Mode) (3)	
V1X (Reverse Mode) (4)	
I <sub>V1X</sub> (Forward Mode, Continuous)	
I <sub>V2X</sub> (Reverse Mode, Continuous)	0A to 5A
(BST1P - CF1P), (BST1N - CF1N)	0V to 5V
(CF1P - V1X), CF1N	0V to 5.5V
(BST2P - CF2P), (BST2N - CF2N)	0V to 5V
(CF2P - V1X), CF2N	0V to 5.5V
AVDD, (HVDD - V1X)	
EN	0V to 12V
PGOOD	0V to 1.8V
SDA, SCL, IRQB	0V to 5V
Junction Temperature Range	40°C to +125°C

#### NOTES:

- 3. The V2X voltage must be higher than  $V2X_{SW_R}$  for switching, and the SGM41603A can switch down to 4.1V V2X voltage after starting switching.
- 4. The V1X voltage must be higher than V1 $X_{SW_R}$  for switching, and the SGM41603A can switch down to 2.7V V1X voltage after starting switching.

#### **OVERSTRESS CAUTION**

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


#### **ESD SENSITIVITY CAUTION**

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

#### **DISCLAIMER**

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

## **PIN CONFIGURATION**



WLCSP-2.85×2.59-42B-A

## **PIN DESCRIPTION**

PIN	NAME	TYPE (1)	FUNCTION
A1, B1, E1, F1	PGND	Р	Power Ground.
A2, A3, B3	CF1N	Р	Channel-1 Flying Capacitor Negative Node. Connect three parallel 22µF capacitors between CF1P and CF1N pins as close as possible to these pins.
A4, A5, B4, E4, F4, F5	V1X	Р	Lower Voltage (1X) Power Port. It is an output in forward mode and an input in reverse mode. Two 10µF capacitors are recommended to be placed between V1X and PGND.
A6, A7, B6	CF1P	Р	Channel-1 Flying Capacitor Positive Node. Connect three parallel 22µF capacitors between CF1P and CF1N pins as close as possible to these pins.
B2	BST1N	Р	Bootstrap Capacitor Connection for $Q_{CL1}$ Gate Driver Supply. Place a 47nF or larger ceramic capacitor between this pin and CF1N.
B5	BST1P	Р	Bootstrap Capacitor Connection for Q <sub>CH1</sub> Gate Driver Supply. Place a 47nF or larger ceramic capacitor between this pin and CF1P.
B7, C7, D7, E7	V2X	Р	Higher Voltage (2X) Power Port. It is an input in forward mode and an output in reverse mode. Two 10µF capacitors are recommended to be placed between V2X and PGND.
C1	AVDD	AO	5V LDO Output. Decouple AVDD to AGND with at least 1µF high quality ceramic capacitor (X5R or better). Do not connect any external load to AVDD.
C2	SDA	DIO	I <sup>2</sup> C Interface Data Line. The SDA line is forced to release when the I <sup>2</sup> C timeout fault occurs.
C3, C4	NC	N/A	No Connection. Leave these pins floating and do not connect them together.
C5	EN	DI	Active High Device Enable Input.
C6	HVDD	AO	$(V_{1X}$ + 5V) LDO Output. Decouple HVDD to V1X with at least 1 $\mu$ F high quality ceramic capacitor (X5R or better). Do not connect any external load to HVDD.
D1	AGND	Р	Analog Ground.
D2	SCL	DI	I <sup>2</sup> C Interface Clock Line. The device I <sup>2</sup> C controller block is forced to reset when receiving 9 clock pulses on the SCL line.
D3	VAC	Р	Power Supply for Internal Circuit and Fast Startup Enable Input in Forward Direction. When a voltage higher than V <sub>VAC_PRESENT_R</sub> is applied to this pin, the soft-discharge time (t <sub>SFT_DISCHG</sub> ) before forward-direction soft start will be skipped to shorten the startup period. If the function is not used or the chip is applied in reverse direction, short this pin to GND.
D4	ADDR	AIO	I <sup>2</sup> C Slave Address Setting Pin. This pin is used to assign the I <sup>2</sup> C address of the device during POR period. Place a $10k\Omega$ or smaller resistor from ADDR to ground to set the I <sup>2</sup> C slave address to 0x69; Keep this pin floating can set the slave address to 0x68.
D5	IRQB	DO	Open-Drain Active Low Interrupt Output. A low on IRQB indicates a fault condition. The external pull-up resistor should be greater than $1k\Omega$ .
D6	PGOOD	DO	Power Good Output.
E2	BST2N	Р	Bootstrap Capacitor Connection for $Q_{\text{CL2}}$ Gate Driver Supply. Place a 47nF or larger ceramic capacitor between this pin and CF2N.
E3, F2, F3	CF2N	Р	Channel-2 Flying Capacitor Negative Node. Connect three parallel 22µF capacitors between CF2P and CF2N pins as close as possible to these pins.
E5	BST2P	Р	Bootstrap Capacitor Connection for Q <sub>CH2</sub> Gate Driver Supply. Place a 47nF or larger ceramic capacitor between this pin and CF2P.
E6, F6, F7	CF2P	Р	Channel-2 Flying Capacitor Positive Node. Connect three parallel 22µF capacitors between CF2P and CF2N pins as close as possible to these pins.

### NOTE:

1. P = Power, AO = Analog Output, AIO = Analog Input/Output, DI = Digital Input, DO = Digital Output, DIO = Digital Input/Output.

## **SGM41603A**

## **ELECTRICAL CHARACTERISTICS**

 $(V_{V2X} = 7.6V, V_{V1X} = 3.8V, f_{SW} = 0.5MHz, T_J = -40^{\circ}C$  to +85°C, typical values are at  $T_J = +25^{\circ}C$ , unless otherwise specified.)

$\frac{(\sqrt{\sqrt{2}})^2 - 7.0\sqrt{\sqrt{\sqrt{1}}} = 3.0\sqrt{\sqrt{1}}}{\text{PARAMETER}}$	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	STWIDOL	CONDITIONS	IVIIIN	115	IVIAA	UNITS
Global Input Supply		EN 1 200 EN 2.11 2.11		44		
Shutdown Supply Current	I <sub>SHDN_V2X</sub>	EN = low, SCC_EN = 0, $V_{V2X} = 8.4V$		11		μΑ
	I <sub>SHDN_V1X</sub>	EN = low, SCC_EN = 0, V <sub>V1X</sub> = 4.2V		11		
	I <sub>Q_V2X</sub>	$V_{V2X} = 8.4V$ , automatic mode		50		μA
Quiescent Current	I <sub>Q_V2X_OOA</sub>	V <sub>V2X</sub> = 8.4V, Out-of-Audio mode		760		
Quiescent Current	I <sub>Q_V1X</sub>	V <sub>V1X</sub> = 4.2V, automatic mode		100		μA
	I <sub>Q_V1X_00A</sub>	V <sub>V1X</sub> = 4.2V, Out-of-Audio mode		1550		•
V1X Leakage Current	I <sub>LK_V1X</sub>	V <sub>V2X</sub> = 4.2V, V1X_AD_EN = 0, EN = low		0.1		μΑ
Input Under-Voltage Lockout						
•	V2X <sub>UVLO_R</sub>	V <sub>V2X</sub> rising		3.20	3.55	
	V2X <sub>UVLO_F</sub>	V <sub>V2X</sub> falling		2.90		·
Under-Voltage Lockout Threshold	V1X <sub>UVLO_R</sub>	V <sub>V1X</sub> rising		2.77	2.97	V
	V1X <sub>UVLO_F</sub>	V <sub>V1X</sub> falling		2.47		
	VX <sub>UVLO_HYS</sub>	V1X, V2X UVLO hysteresis		0.3		
Enable Inputs and Logic						
EN Deglitch Time	t <sub>EN_DEG</sub>	Deglitch between $V_{EN}$ rising over $V_{IH}$ and starting soft-start action, when $t_{EN\_DEG}$ = 0.125ms ( $I^2C$ programmable from 0.125ms to 64ms, default 0.125ms)		0.125		ms
Logic Input Low Level	V <sub>IL</sub>	EN pin			0.4	V
Logic Input High Level	V <sub>IH</sub>	EN pin	1.1			V
EN Pull-Down Resistance	R <sub>EN_PD</sub>	Pulled down to AGND		1.5		ΜΩ
EN Input Leakage Current	I <sub>LK_EN</sub>	EN pin connected to 3.3V, RPUPD_EN = 0		0.1		μΑ
IRQB Pin Output High Leakage	I <sub>LK_IRQB</sub>	IRQB pin, V <sub>IRQB</sub> = 5.5V		0.1		μA
Switched-Capacitor Converter					l .	
	V2X <sub>SW_R</sub>	Rising, when V2X <sub>SW_F</sub> = 3.8V		4.0		
	V2X <sub>SW_F</sub>	Falling, when $V2X_{SW,F} = 3.8V$ ( $I^2C$ programmable from 3.8V to 4.4V, 0.2V per step, default 3.8V)		3.8		
Thresholds for Switching	V1X <sub>SW_R</sub>	Rising, when V1X <sub>SW_F</sub> = 2.6V		2.8		V
	V1X <sub>SW_F</sub>	Falling, when V1X <sub>SW_F</sub> = 2.6V ( $I^2$ C programmable from 2.6V to 2.7V, 0.1V per step, default 2.6V)		2.6		
	$VX_{SW\_HYS}$	V1X, V2X switching threshold hysteresis		0.2		
Switching Stop Deglitch Time	t <sub>SW_F_DEG</sub>	Deglitch time between the time of $V_{V1X}$ or $V_{V2X}$ falling below its switching threshold and stopping the switching action, when $t_{SW\_F\_DEG} = 108\mu s$ ( $I^2C$ programmable from 0ms to 1ms, default 0ms)	Deglitch time between the time of $V_{V1X}$ or $V_{V2X}$ alling below its switching threshold and stopping he switching action, when $t_{SW,F,DEG} = 108\mu s$ 108 $t_{C}^2$ programmable from 0ms to 1ms, default			μs
Input Operating Voltage Range	$V_{V2X}$		V2X <sub>SW_F</sub>		V2X <sub>OVP_R</sub>	V
	$V_{V1X}$		V1X <sub>SW_F</sub>		V1X <sub>OVP_R</sub>	v
Forward Mode Soft-Start Current (all at V1X)	I <sub>SS_FWD</sub>	$V_{V1X} > 0.25V_{V2X}$ when $I_{SS\_FWD} = 145mA$ (I2C programmable from 145mA to 580mA, 145mA per step, default 145mA)		145		mA
Reverse Mode Soft-Start Current (all at V2X)	I <sub>SS_RVS</sub>	$V_{VZX} < V2X_{VALID}$ when $I_{SS\_RVS} = 200mA$ ( $I^2C$ programmable from 100mA to 250mA, default 100mA)		200		mA

## **SGM41603A**

## ELECTRICAL CHARACTERISTICS (continued) (Vyzy = 7.6V, Vyzy = 3.8V, f<sub>SW</sub> = 0.5MHz, T<sub>1</sub> = -40°C to +85°C, typical values are at T<sub>1</sub> = +25°C, unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Valid V2X Voltage During Soft-Start	V2X <sub>VALID</sub>	V <sub>V2X</sub> rising, threshold for reverse mode soft-start timeout		6		V
Light Load Efficiency	η <sub>LIGHT1_FWD</sub>	$I_{V1X}$ = 1mA, $V_{V2X}$ = 7.4V, $C_{FLY}$ /channel = 3 × 22 $\mu$ F		90.8		%
Light Load Efficiency	η <sub>LIGHT2_FWD</sub>	I <sub>V1X</sub> = 30mA, V <sub>V2X</sub> = 7.4V, C <sub>FLY</sub> /channel = 3 × 22μF		99.1		%
Light Load Efficiency	η <sub>LIGHT3_FWD</sub>	$I_{V1X}$ = 100mA, $V_{V2X}$ = 7.4V, $C_{FLY}$ /channel = 3 × 22 $\mu$ F		99.3		%
Light Load Efficiency	η <sub>LIGHT4_FWD</sub>	$I_{V1X} = 1A$ , $V_{V2X} = 7.4V$ , $C_{FLY}$ /channel = 3 × 22 $\mu$ F		99.1		%
Heavy Load Efficiency	η <sub>HEAVY_FWD</sub>	$I_{V1X} = 10A$ , $V_{V2X} = 9V$ , $C_{FLY}$ /channel = 3 × 22 $\mu$ F		96.4		%
Light Load Efficiency (Reverse)	η <sub>LIGHT1_RVS</sub>	$I_{V2X} = 1$ mA, $V_{V1X} = 3.7$ V, $C_{FLY}$ /channel = 3 × 22 $\mu$ F		94.3		%
Light Load Efficiency (Reverse)	η <sub>LIGHT2_RVS</sub>	$I_{V2X} = 0.1A$ , $V_{V1X} = 3.7V$ , $C_{FLY}$ /channel = 3 × 22 $\mu$ F		99.2		%
Light Load Efficiency (Reverse)	η <sub>LIGHT3_RVS</sub>	$I_{V2X} = 1A, V_{V1X} = 3.7V, C_{FLY}/channel = 3 \times 22\mu F$		98.8		%
Heavy Load Efficiency (Reverse)	η <sub>HEAVY_RVS</sub>	$I_{V2X} = 5A$ , $V_{V1X} = 4.5V$ , $C_{FLY}$ /channel = 3 × 22 $\mu$ F		96.3		%
R <sub>DSON</sub> of Q <sub>CH1</sub> and Q <sub>CH2</sub>	R <sub>DS_QCH</sub>	V <sub>V2X</sub> = 7.6V, V <sub>V1X</sub> = 3.8V, I <sub>V1X</sub> = 0.5A		13		
R <sub>DSON</sub> of Q <sub>DH1</sub> and Q <sub>DH2</sub>	R <sub>DS_QDH</sub>	V <sub>V2X</sub> = 7.6V, V <sub>V1X</sub> = 3.8V, I <sub>V1X</sub> = 0.5A		11		1 _
R <sub>DSON</sub> of Q <sub>CL1</sub> and Q <sub>CL2</sub>	R <sub>DS QCL</sub>	V <sub>V2X</sub> = 7.6V, V <sub>V1X</sub> = 3.8V, I <sub>V1X</sub> = 0.5A		10		mΩ
R <sub>DSON</sub> of Q <sub>DL1</sub> and Q <sub>DL2</sub>	R <sub>DS QDL</sub>	V <sub>V2X</sub> = 7.6V, V <sub>V1X</sub> = 3.8V, I <sub>V1X</sub> = 0.5A		10		1
Switching Frequency	f <sub>sw</sub>	When $f_{SW}$ = 500kHz (I <sup>2</sup> C programmable from 250kHz to 1.5MHz, default 500kHz)	440	500	560	kHz
Switching Frequency Dither Rate	f <sub>SW_DTHR</sub>	When $f_{SW\_DTHR} = 3\%$ (I <sup>2</sup> C programmable from 3% to 12% or OFF, default OFF)		±3		%
Activo Discharge Registance	R <sub>AD_V2X</sub>	Active discharge is enabled SCC is disabled		10		kΩ
Active Discharge Resistance	R <sub>AD_V1X</sub>	Active discharge is enabled, SCC is disabled		1		132
Protections						
	V2X <sub>OVP_R</sub>	Rising, when $V2X_{OVP\_R} = 8.7V$ ( $I^2C$ programmable from 8.3V to 11V, default 10.5V)	8.48	8.7	8.92	
Over-Voltage Protection	V2X <sub>OVP_HYS</sub>	V2X OVP Hysteresis		0.2		.,
Threshold	V1X <sub>OVP_R</sub>	Rising, when $V1X_{OVP_R} = 4.35V$ ( $I^2C$ programmable from 4.15V to 5.5V, default 5.3V)	4.3	4.35	4.4	V
	V1X <sub>OVP_HYS</sub>	V1X OVP Hysteresis		0.1		
V1X OCP1 Threshold (Bidirectional)	I <sub>V1X_OCP1</sub>	When $I_{V1X\_OCP1}$ = 16.5A ( $I^2C$ programmable from 13.2A to 20.9A, default 16.5A)		16.5		Α
V1X OCP1 Accuracy	I <sub>V1X_OCP1_ACC</sub>	In the entire I <sub>V1X_OCP1</sub> range, T <sub>J</sub> = +25°C	-12		12	%
OCD2 Officet	V1X <sub>OCP2</sub>	When V1X <sub>OCP2</sub> = 340mV (I <sup>2</sup> C programmable from 100mV to 660mV, default 340mV)		340		m)/
OCP2 Offset	V2X <sub>OCP2</sub>	When V2X <sub>OCP2</sub> = 580mV (I <sup>2</sup> C programmable from 300mV to 860mV, 40mV per step, default 580mV)		580		- mV
Thermal Alarms and Shutdown						
Thermal Alarm at +100°C	T <sub>DIE_ALM_100</sub>	T <sub>J</sub> rising, +15°C hysteresis		100		°C
Thermal Alarm at +120°C	T <sub>DIE_ALM_120</sub>	T <sub>J</sub> rising, +15°C hysteresis		120		°C
Thermal Shutdown Rising Threshold	T <sub>DIE_OTP_R</sub>			155		℃
Thermal Shutdown Rising Threshold Hysteresis	T <sub>DIE_OTP_HYS</sub>			15		°C


## **SGM41603A**


# **ELECTRICAL CHARACTERISTICS (continued)** $(V_{V2X} = 7.6V, V_{V1X} = 3.8V, f_{SW} = 0.5MHz, T_J = -40^{\circ}C$ to +85°C, typical values are at $T_J = +25^{\circ}C$ , unless otherwise specified.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SDA and SCL I/O Stage			·			
Input Logic Low Level	$V_{\text{IL\_I2C}}$				0.36	V
Input Logic High Level	V <sub>IH_I2C</sub>		0.92			V
SCL, SDA Logic Input Leakage Current	I <sub>IN_LK</sub>	V <sub>SCL</sub> = V <sub>SDA</sub> = 1.8V	-1		1	μΑ
SCL, SDA Input Capacitance	C <sub>IN_I2C</sub>			10		pF
Output Low Voltage (SDA only)	$V_{OL\_SDA}$	Sinking 5mA			0.4	V
I <sup>2</sup> C Compatible Interface Timing	g for Standar	d, Fast, and Fast-Mode Plus Speeds				
Clock Frequency	f <sub>SCL</sub>				1000	kHz
Hold Time (Repeated) START Condition	t <sub>HD;STA</sub>		0.26			μs
CLK Low Period	t <sub>LOW</sub>		0.5			μs
CLK High Period	t <sub>HIGH</sub>		0.26			μs
Setup Time Repeated START Condition	t <sub>SU;STA</sub>		0.26			μs
DATA Hold Time	t <sub>HD:DAT</sub>		0			μs
DATA Valid Time	t <sub>VD:DAT</sub>				0.45	μs
DATA Valid Acknowledge Time	t <sub>VD:ACK</sub>				0.45	μs
DATA Setup time	t <sub>SU;DAT</sub>		50			ns
Setup Time for STOP Condition	t <sub>su;sto</sub>		0.26			μs
Bus-Free Time Between STOP and START	t <sub>BUF</sub>		0.5			μs
Pulse Width of Spikes that Must be Suppressed by the Input Filter	t <sub>SP</sub>			50		ns
VAC Threshold						
VAC Present	V	Rising threshold		3.75		V
VAO FIESEIIL	V <sub>VAC_PRESENT</sub>	Hysteresis		100		mV
VAC UVLO	M	Rising threshold		3.20	3.55	V
VAC UVLU	V <sub>VAC_UVLO</sub>	Hysteresis		300		mV


## TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{V2X}$  = 7.6V,  $C_{FLY}$ /channel = 3 × 22 $\mu$ F,  $f_{SW}$  = 0.5MHz, unless otherwise specified.


















## **TYPICAL PERFORMANCE CHARACTERISTICS (continued)**

 $V_{V2X}$  = 7.6V,  $C_{FLY}$ /channel = 3 × 22 $\mu$ F,  $f_{SW}$  = 0.5MHz, unless otherwise specified.









## **FUNCTIONAL BLOCK DIAGRAM**




Figure 2. SGM41603A Block Diagram

## I<sup>2</sup>C REGISTER ADDRESS MAP

All registers are 8-bit and individual bits are named from D[0] (LSB) to D[7] (MSB).

The device  $I^2C$  Address is determined by the state of ADDR pin in the POR sequence, as described in  $I^2C$  Slave Address Setting section.

FUNCTION	FLAG	MASK	STATUS	THRESHOLD SETTING	ENABLE	DEGLITCH
REG_RST					0x05[6]	
WDT_TIMEOUT	0x12[3]	-		0x12[2:0]	0x12[2:0]	
V2X OVP	0x00[7]	0x01[7]	0x02[7]	0x08[7:3]	0x08[7:3]	
V1X OVP	0x00[7]	0x01[7]	0x02[7]	0x09[4:0]	0x09[4:0]	
V1X_OC_ALM	0x00[5]	0x01[5]	0x02[6]	0x0A[7]	0x00[4.0]	
				V1X OCP1: 0x0A[2:0]	V1X OCP1: 0x07[7]	V1X OCP1: 0x0A[4:3]
V1X_OCP	0x00[4]	0x01[4]		V1X_OCP2: 0x0B[3:0]	V1X_OCP2: 0x0B[3:0]	V1X_OCP2: 0x0C[7:6]
T_ALM1	0x00[3]	0x01[3]	0x02[3]			
T_ALM2	0x00[2]	0x01[2]	0x02[2]		-	-
T_SHDN	0x00[1]	0x01[1]	0x02[1]			
FSS_FLT	0x00[0]	0x01[0]		FWD_ISS: 0x0C[5:4] FWD_SS_TMO: 0x0C[2:0]		
CONV_OCP_INT	0x03[3]	0x04[3]			-	
V2X_VALID_INT	0x03[7]	0x04[7]	0x02[0]			
CFLY_FLT	0x03[6]	0x04[6]				
HVDD_FLT	0x03[5]	0x04[5]				
SW_DIR_INT	0x03[4]	0x04[4]	0x02[4]			
V2X_OCP	0x03[1]	0x04[1]		V2X_OCP2: 0x0B[7:4]	V2X_OCP2: 0x0B[7:4]	
RSS_FLT	0x03[2]	0x04[2]		RVS_ISS: 0x0D[4:3] RVS_SS_TMO: 0x0D[2:1]	-1	
PWRON_INT	0x03[0]					
RPUPD_EN					0x05[7]	
EN_DEG	-	-			-	0x05[3:1]
SCC_EN		1			0x05[0]	-
PGOOD_DELAY	-	-		0x06[7]	1	-
SFT_DISCHG_T		-		0x06[5:4]	-	
OOA_EN	-	-			0x06[3]	-
V2X_AD_EN					0x06[2]	
V1X_AD_EN	-	-			0x06[1]	-
V2X_PDN_EN		1			0x0A[5]	-
V1X_PDN_EN	-	-			0x0A[6]	-
FIX_FREQ		1			0x06[0]	-
DTHR	-	-		0x07[5:4]	0x07[5:4]	-
FREQ				0x07[2:0]		
V2X_SW_F				0x08[1:0]	-	0x09[6:5]
V1X_SW_F				0x09[7]		0x09[6:5]
DEEP_SKIP				0x0E[5:4]		
RESTART_EN					0x0E[3]	
WAIT_T		-		0x0E[1:0]	-	
F2S_DROP				F2S_DROP: 0x0F[7:6] F2S_FWD_OFFSET: 0x15[2]		
S2F_DROP				0x0F[5:4]	-	-
SAG_FWD		-		0x0F[3:2]		-
LO_V2X_SW			0x10[7]		-	-
OTP_VER				0x13[7:4]		
CHIP_VER				0x13[3:0]	-	
DEVICE_ID				0x14[7:0] (0x09)		

## **REGISTER AND DATA**

**REG0x00: INT\_SRC Register [reset = 0x00]** 

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	V2X_OVP_INT	0	RC	V2X_OVP Fault Flag Bit 0 = No V2X_OVP fault (default) 1 = V2X_OVP fault has occurred, or the V2X_OVP status bit is reset from '1' to '0' when the fault is cleared. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[6]	V1X_OVP_INT	0	RC	V1X_OVP Fault Flag Bit 0 = No V1X_OVP fault (default) 1 = V1X_OVP fault has occurred, or the V1X_OVP status bit is reset from '1' to '0' when the fault is cleared. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[5]	V1X_OC_ALM_INT	0	RC	V1X Over-Current Alarm Flag Bit (including forward mode and reverse mode) 0 = No V1X over-current alarm (default) 1 = V1X over-current alarm has occurred, or the V1X_OCP_ALM status bit has been reset from '1' to '0' when the alarm is cleared. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[4]	V1X_OCP_INT	0	RC	V1X Over-Current Fault Flag Bit (including V1X_OCP1 and V1X_OCP2) 0 = No V1X over-current fault (default) 1 = V1X over-current fault has occurred. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[3]	T_ALM1_INT	0	RC	T <sub>DIE</sub> Over 100°C Alarm Flag Bit 0 = No T <sub>DIE</sub> over 100°C alarm (default) 1 = T <sub>DIE</sub> over 100°C alarm has occurred, or the T_ALM1 status bit is reset from '1' to '0' when the alarm is cleared. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[2]	T_ALM2_INT	0	RC	T <sub>DIE</sub> Over 120°C Alarm Flag Bit 0 = No T <sub>DIE</sub> over 120°C alarm (default) 1 = T <sub>DIE</sub> over 120°C alarm has occurred, or the T_ALM2 status bit is reset from '1' to '0' when the alarm is cleared. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[1]	T_SHDN_INT	0	RC	$T_{\text{DIE}}$ Thermal Shutdown Fault Flag Bit $0 = \text{No } T_{\text{DIE}}$ thermal shutdown fault (default) $1 = T_{\text{DIE}}$ thermal shutdown fault has occurred, or the T_SHDN status bit is reset from '1' to '0' when the fault is cleared. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[0]	FSS_FLT_INT	0	RC	Forward Mode Soft-Start Fault Flag Bit 0 = No soft-start fault (default) 1 = Forward mode soft-start fault has occurred. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A

**REG0x01: INT\_SRC\_M Register [reset = 0x00]** 

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	V2X_OVP_M	0	R/W	Mask Bit for the V2X_OVP Fault Interrupt 0 = V2X_OVP fault interrupt can work (default) 1 = Mask V2X_OVP fault interrupt. V2X_OVP_INT bit sets after the fault occurs or is cleared, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[6]	V1X_OVP_M	0	R/W	Mask Bit for the V1X_OVP Fault Interrupt 0 = V1X_OVP fault interrupt can work (default) 1 = Mask V1X_OVP fault interrupt. V1X_OVP_INT bit sets after the fault occurs or is cleared, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[5]	V1X_OC_ALM_M	0	R/W	Mask Bit for the V1X Over-Current Alarm Interrupt 0 = V1X over-current alarm interrupt can work (default) 1 = Mask V1X over-current alarm interrupt. V1X_OC_ALM_INT bit sets after the alarm occurs or is cleared, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[4]	V1X_OCP_M	0	R/W	Mask Bit for the V1X Over-Current Fault Interrupt 0 = V1X over-current fault interrupt can work (default) 1 = Mask V1X over-current fault interrupt. V1X_OCP_INT bit sets after the fault, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[3]	T_ALM1_M	0	R/W	Mask Bit for the $T_{\text{DIE}}$ Over 100°C Alarm Interrupt $0 = T_{\text{DIE}}$ over 100°C alarm interrupt can work (default) $1 = \text{Mask } T_{\text{DIE}}$ over 100°C alarm interrupt. $T_{\text{ALM1\_INT}}$ bit sets after the alarm occurs or is cleared, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[2]	T_ALM2_M	0	R/W	Mask Bit for the T <sub>DIE</sub> Over 120°C Alarm Interrupt 0 = T <sub>DIE</sub> over 120°C alarm interrupt can work (default) 1 = Mask T <sub>DIE</sub> over 120°C alarm interrupt. T_ALM2_INT bit sets after the alarm occurs or is cleared, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[1]	T_SHDN_M	0	R/W	Mask Bit for the $T_{\text{DIE}}$ Thermal Shutdown Fault Interrupt $0 = T_{\text{DIE}}$ thermal shutdown fault interrupt can work (default) $1 = \text{Mask } T_{\text{DIE}}$ thermal shutdown fault interrupt. T_SHDN_INT bit sets after the fault occurs or is cleared, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[0]	FSS_FLT_M	0	R/W	Mask Bit for the Forward Mode Soft-Start Fault Interrupt 0 = Soft-start fault interrupt can work (default) 1 = Mask forward mode soft-start fault interrupt. FSS_FLT_INT bit sets after the fault, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT

**REG0x02: STATUS Register [reset = 0x00]** 

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	V2X_OVP	0	R	V2X_OVP Fault Status Bit 0 = No V2X_OVP fault (default) 1 = Device is in V2X_OVP fault status.	N/A
D[6]	V1X_OVP	0	R	V1X_OVP Fault Status Bit 0 = No V1X_OVP fault (default) 1 = Device is in V1X_OVP fault status.	N/A
D[5]	V1X_OC_ALM	0	R	Bidirectional V1X Over-Current Alarm Status Bit 0 = No V1X over-current alarm (default) 1 = Device is in V1X over-current alarm status.	N/A
D[4]	SW_DIR	0	R	SCC Switching Direction Status Bits 0 = Forward direction (default) 1 = Reverse direction	N/A
D[3]	T_ALM1	0	R	T <sub>DIE</sub> Over 100°C Alarm Status Bit 0 = No T <sub>DIE</sub> over 100°C alarm (default) 1 = Device is in T <sub>DIE</sub> over 100°C alarm status.	N/A
D[2]	T_ALM2	0	R	T <sub>DIE</sub> Over 120°C Alarm Status Bit 0 = No T <sub>DIE</sub> over 120°C alarm (default) 1 = Device is in T <sub>DIE</sub> over 120°C alarm status.	N/A
D[1]	T_SHDN	0	R	$T_{DIE}$ Thermal Shutdown Fault Status Bit 0 = No $T_{DIE}$ thermal shutdown fault (default) 1 = Device is in $T_{DIE}$ thermal shutdown fault status.	N/A
D[0]	V2X_VALID	0	R	$V_{V2X}$ above $V2X_{VALID}$ Threshold Status Bit $0 = V_{V2X} < V2X_{VALID}$ (default) $1 = V_{V2X} > V2X_{VALID}$ .	N/A

REG0x03: INT\_SRC2 Register [reset = 0x00]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	V2X_VALID_INT	0	RC	V2X_VALID Status Change Event Flag Bits 0 = No V2X_VALID status change event (default) 1 = V2X_VALID status change event has occurred. When the V2X_VALID status bit has changed, generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[6]	CFLY_FLT_INT	0	RC	$C_{FLY}$ Charging Fault Flag Bit $0 = No C_{FLY}$ charging fault (default) $1 = C_{FLY}$ charging fault has occurred. Generates an interrupt on IRQB pin. Read this bit to reset it to 0.	N/A
D[5]	HVDD_FLT_INT	0	RC	HVDD Charging Fault Flag Bit 0 = No HVDD charging fault (default) 1 = HVDD charging fault has occurred. Generates an interrupt on IRQB pin. Read this bit to reset it to 0.	N/A
D[4]	SW_DIR_INT	0	RC	SCC Switching Direction Transition Event Flag Bit 0 = No SCC switching direction transition event (default) 1 = SCC switching direction transition event has occurred. When the SW_DIR status bit is changed, generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[3]	CONV_OCP_INT	0	RC	SCC Real-Time Converting Over-Current Event Flag Bit 0 = No SCC converting over-current event (default) 1 = SCC converting over-current event has occurred. When the CONV_OCP_INT status bit has changed, it generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[2]	RSS_FLT_INT	0	RC	Reverse Mode Soft-Start Fault Flag Bit 0 = No reverse mode soft-start fault (default) 1 = Reverse mode soft-start fault has occurred. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[1]	V2X_OCP_INT	0	RC	V2X Over-Current Fault Flag Bit (including V1X_OCP1 during reverse mode and V2X_OCP2) 0 = No V2X over-current fault (default) 1 = V2X over-current fault has occurred. Generates an interrupt on IRQB pin if unmasked. Read this bit to reset it to 0.	N/A
D[0]	PWRON_INT	0	RC	Device Power-on Event Flag Bit (V1X or V2X rising above its UVLO threshold and the chip is enabled; 2. VAC rising above its present threshold) 0 = No device power-on event (default) 1 = Device power-on event has occurred. Generates an interrupt on IRQB pin. Read this bit to reset it to 0.	N/A

REG0x04: INT\_SRC2\_M Register [reset = 0x00]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	V2X_VALID_M	0	R/W	Mask Bit for the V2X_VALID Status Change Event Interrupt 0 = V2X_VALID status change event interrupt can work (default) 1 = Mask V2X_VALID status change event interrupt. V2X_VALID_INT bit sets after the event occurs, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[6]	CFLY_FLT_M	0	R/W	Mask Bit for the $C_{FLY}$ Charging Fault Interrupt $0 = C_{FLY}$ charging fault interrupt can work (default) $1 = Mask \ C_{FLY}$ charging fault interrupt. CFLY_FLT_INT bit sets after the fault occurs, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[5]	HVDD_FLT_M	0	R/W	Mask Bit for the HVDD Charging Fault Interrupt 0 = HVDD charging fault interrupt can work (default) 1 = Mask HVDD charging fault interrupt. HVDD_FLT_INT bit sets after the fault occurs, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[4]	SW_DIR_M	0	R/W	Mask Bit for the SCC Switching Direction Transition Event Interrupt 0 = SCC switching direction transition event interrupt can work (default) 1 = Mask SCC switching direction transition event interrupt. SW_DIR_INT bit sets after the event occurs, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[3]	CONV_OCP_INT_M	0	R/W	Mask Bit for the SCC Converting Over-Current Event Interrupt 0 = SCC converting over-current event interrupt can work (default). 1 = Mask SCC converting over-current event interrupt. CONV_OCP_INT bit sets after the event occurs, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[2]	RSS_FLT_M	0	R/W	Mask Bit for the Reverse Mode Soft-Start Fault Interrupt 0 = Reverse Mode soft-start fault interrupt can work (default) 1 = Mask reverse mode soft-start fault interrupt. RSS_FLT_INT bit sets after the fault, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[1]	V2X_OCP_M	0	R/W	Mask Bit for the V2X Over-Current Fault Interrupt 0 = V2X over-current fault interrupt can work (default) 1 = Mask V2X over-current fault interrupt. V2X_OCP_INT bit sets after the fault, but no interrupt signal is sent on IRQB pin.	REG_RST or WDT
D[0]	Reserved	0	R	Reserved	N/A

## REG0x05: EN\_CFG0 Register [reset = 0x80]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	RPUPD_EN	1	R/W	Enable Bit of EN Pin Input Pull-Down Resistor Activation 0 = Disabled 1 = Enabled (default)	REG_RST or WDT
D[6]	REG_RST	0	R/W	Reset all the registers (this bit returns to 0 when the reset action is done) 0 = No Registers Reset (default) 1 = Reset Registers	REG_RST or WDT
D[5:4]	Reserved	00	R	Reserved	N/A
D[3:1]	EN_DEG[2:0]	000	R/W	Setting Bits of EN Pin Input High Deglitch Time 000 = 0.125ms 001 ~ 111: t <sub>EN_DEG</sub> = 2 ^ (EN_DEG[2:0] - 1) × 1ms Default: 0x0, t <sub>EN_DEG</sub> = 0.125ms	REG_RST or WDT
D[0]	SCC_EN	0	R/W	Switched Capacitor Converter Enable Bit 0 = Disabled (default) 1 = Enabled. If an HVDD or C <sub>FLY</sub> charging fault occurs or reverse mode soft-start timeout, device returns to standby mode and this bit is automatically reset to 0.	REG_RST or WDT

REG0x06: SCC\_CFG1 Register [reset = 0x16]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	PGOOD_DELAY	0	R/W	PGOOD Output Delay Time Bit after V1X or V2X Soft Starts Successfully 0 = 100ms (default) 1 = No delay	REG_RST or WDT
D[6]	Reserved	0	R	Reserved	N/A
D[5:4]	SFT_DISCHG_T[1:0]	01	R/W	Soft-Discharge Time (t <sub>SFT_DISCHG</sub> ) Setting Bits 00 = 50ms 01 = 100ms (default) 10 = 200ms 11 = 300ms	REG_RST or WDT
D[3]	OOA_EN	0	R/W	Skip Out-of-Audio (OOA) Mode Enable Bit 0 = Out-of-audio mode is disabled when converter is in Skip mode (default) 1 = Out-of-audio mode is enabled when converter is in Skip mode, and the pulse skipping frequency is maintained above 30kHz	REG_RST or WDT
D[2]	V2X_AD_EN	1	R/W	V2X Active Discharge Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST or WDT
D[1]	V1X_AD_EN	1	R/W	V1X Active Discharge Enable Bit 0 = Disabled 1 = Enabled (default)	REG_RST or WDT
D[0]	FIX_FREQ	0	R/W	Fixed-Frequency Operation Mode Enable Bit 0 = Disabled (default) 1 = Enabled	REG_RST or WDT

## REG0x07: SCC\_CFG2 Register [reset = 0x32]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	V1X_OCP1_DIS	0	R/W	V1X OCP1 Function Disable Bit 0 = Enable (default) 1 = Disable	REG_RST or WDT
D[6]	Reserved	0	R	Reserved	N/A
D[5:4]	DTHR[1:0]	11	R/W	Setting Bits of Switching Frequency Dithering Enable and Ratio 00 = Dithering varies switching frequency between ±3% 01 = Dithering varies switching frequency between ±6% 10 = Dithering varies switching frequency between ±12% 11 = Dithering is OFF (default)	REG_RST or WDT
D[3]	PH_DEL	0	R/W	Setting Bit of Phase Delay Between Channel-1 and Channel-2 0 = 180 degree delay (default) 1 = 90 degree delay	REG_RST or WDT
D[2:0]	FREQ[2:0]	010	R/W	SCC Switching Frequency Setting Bits 000 = 250kHz 001 = 375kHz 010 = 500kHz (default) 011 = 625kHz 100 = 750kHz 101 = 1000kHz 110 = 1200kHz 111 = 1500kHz	REG_RST or WDT

REG0x08: V2X\_OVP\_SW Register [reset = 0xB0]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:3]	V2X_OVP_R[4:0]	1 0110	R/W	$\begin{array}{l} V_{VZX} \ \text{OVP Protection Rising Threshold Setting Bits} \\ 0\ 00000 \sim 0\ 1100:\ V2X_{\text{OVP\_R}} = 8.3V + V2X_{\text{OVP\_R}} \\ 0\ 1101 \sim 1\ 0010:\ V2X_{\text{OVP\_R}} = 7.7V + V2X_{\text{OVP\_R}} \\ 1\ 0011 \sim 1\ 1000:\ V2X_{\text{OVP\_R}} = 5.0V + V2X_{\text{OVP\_R}} \\ 1\ 1001 \sim 1\ 1110:\ V2X_{\text{OVP\_R}} = 11V \\ 1\ 1111 = V2X\ \text{OVP Disabled} \\ \text{Default:}\ 0x16,\ V2X_{\text{OVP\_R}} = 10.5V \\ \end{array}$	REG_RST or WDT
D[2]	Reserved	0	R	Reserved	N/A
D[1:0]	V2X_SW_F[1:0]	00	R/W	Setting Bits of V <sub>V2X</sub> Falling Threshold to Exit Switching 00 = 3.8V (default) 01 = 4V 10 = 4.2V 11 = 4.4V	REG_RST or WDT

## **REG0x09: V1X\_OVP\_SW Register [reset = 0x15]**

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	V1X_SW_F	0	R/W	Setting Bit of $V_{V1X}$ Falling Threshold to Exit Switching $0 = 2.6V$ (default) $1 = 2.7V$	REG_RST or WDT
D[6:5]	SW_F_DEG[1:0]	00	R/W	Setting Bits of Deglitching Time for V <sub>V1x</sub> or V <sub>V2x</sub> to Exit Switching 00 = 0ms (default) 01 = 108µs 10 = 500µs 11 = 1ms	REG_RST or WDT
D[4:0]	V1X_OVP_R[4:0]	1 0101	R/W	V <sub>V1X</sub> OVP Protection Rising Threshold Setting Bits 0 0000 ~ 0 1100: V1X <sub>OVP_R</sub> = 4.15V + V1X_OVP_R[4:0] × 0.025V 0 1101 ~ 1 0111: V1X <sub>OVP_R</sub> = 3.20V + V1X_OVP_R[4:0] × 0.1V 1 0111 ~ 1 1110: V1X <sub>OVP_R</sub> = 5.5V 1 1111 = V1X OVP Disabled Default: 0x15, V1X <sub>OVP_R</sub> = 5.3V	REG_RST or WDT

## **REG0x0A: OCP1 Register [reset = 0x93]**

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	OCP_ALM_TH	1	R/W	V1X Over-Current Alarm Threshold Setting Bits 0 = 80% of I <sub>V1X_OCP1</sub> 1 = 90% of I <sub>V1X_OCP1</sub> (default)	REG_RST or WDT
D[6]	V1X_PDN_EN	0	R/W	V1X Pull-Down Resistor Enable Bit $0$ = Pull-down disabled (default) $1$ = Pull-down enabled. When enabled, the V1X is pulled down by $1k\Omega$ $R_{AD\ V1X}$ .	REG_RST or WDT
D[5]	V2X_PDN_EN	0	R/W	$V2X$ Pull-Down Resistor Enable Bit 0 = Pull-down disabled (default) 1 = Pull-down enabled. When enabled, the V2X is pulled down by $10k\Omega$ R <sub>AD V2X</sub> .	REG_RST or WDT
D[4:3]	V1X_OCP1_DGL[1:0]	10	R/W	V1X OCP1 Protection Deglitch Time Setting Bits 00 = 3µs 01 = 200µs 10 = 1ms (default) 11 = 2ms	REG_RST or WDT
D[2:0]	V1X_OCP1[2:0]	011	R/W	Bidirectional V1X OCP1 Protection Threshold Setting Bits I <sub>V1X_OCP1</sub> = 13.2A + V1X_OCP1[2:0] × 1.1A Default:0x3, I <sub>V1X_OCP1</sub> = 16.5A	REG_RST or WDT

**REG0x0B: OCP2 Register [reset = 0x76]** 

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:4]	V2X_OCP2[3:0]	0111	R/W	V2X OCP2 Protection Threshold Setting Bits $0000 \sim 1110$ : V2X <sub>OCP2</sub> = $300$ mV + V2X_OCP2[3:0] × $40$ mV 1111 = OFF Default: $0x7$ , V2X <sub>OCP2</sub> = $580$ mV Note: V2X OCP2 is triggered when V <sub>V2X</sub> < $2$ V <sub>V1X</sub> - V2X <sub>OCP2</sub> in reverse direction	REG_RST or WDT
D[3:0]	V1X_OCP2[3:0]	0110	R/W	V1X OCP2 Protection Threshold Setting Bits $0000 \sim 1110: V1X_{OCP2} = 100mV + V1X\_OCP2[3:0] \times 40mV$ $1111 = OFF$ Default: 0x6, V1X $_{OCP2} = 340mV$ Note: V1X OCP2 is triggered when $V_{V1X} < V_{V2X}/2 - V1X_{OCP2}$ in forward direction	REG_RST or WDT

## REG0x0C: FWD\_SS\_CFG Register [reset = 0x41]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:6]	OCP2_DGL[1:0]	01	R/W	OCP2 Protection Deglitch Time Setting Bits 00 = 0.1µs 01 = 0.8µs (default) 10 = 1.6µs 11 = 3.2µs	REG_RST or WDT
D[5:4]	FWD_ISS[1:0]	00	R/W	Forward Mode Soft-Start Current Setting Bits (total at V1X) 00 = 145mA (default) 01 = 290mA 10 = 435mA 11 = 580mA	REG_RST or WDT
D[3]	Reserved	0	R	Reserved	N/A
D[2:0]	FWD_SS_TMO[2:0]	001	R/W	Forward Mode Soft-Start Timeout Setting Bits t <sub>SS_FWD</sub> = 62.5ms + FWD_SS_TMO[2:0] × 62.5ms Default: 0x1, t <sub>SS_FWD</sub> = 125ms	REG_RST or WDT

## REG0x0D: RVS\_SS\_CFG Register [reset = 0x06]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:5]	Reserved	000	R	Reserved	N/A
D[4:3]	RVS_ISS[1:0]	00	R/W	Reverse Mode Soft-Start Current Setting Bits (total at V2X) 00 = 100mA (default) 01 = 150mA 10 = 200mA 11 = 250mA	REG_RST or WDT
D[2:1]	RVS_SS_TMO[1:0]	11	R/W	Reverse Mode Soft-Start Timeout Setting Bits $t_{SS\_RVS} = 10min + RVS\_SS\_TMO[1:0] \times 10min$ Default: 0x3, $t_{SS\_RVS} = 40min$	REG_RST or WDT
D[0]	Reserved	0	R	Reserved	N/A

**REG0x0E: REQNFLT\_CFG** Register [reset = 0x1A]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:6]	Reserved	00	R	Reserved	N/A
D[5:4]	DEEP_SKIP[1:0]	01	R/W	Setting Bits of Deglitch Time for Entry to Deep Skip Mode 00 = 56µs 01 = 88µs (default) 10 = 120µs 11 = 152µs	REG_RST or WDT
D[3]	RESTART_EN	1	R/W	Enable Bit of Restart After Faults 0 = Disabled 1 = Enabled (default)	REG_RST or WDT
D[2]	Reserved	0	R	Reserved	N/A
D[1:0]	WAIT_T[1:0]	10	R/W	Setting Bits of Restart Wait Time after Faults 00 = 0.25sec 01 = 0.38sec 10 = 0.5sec (default) 11 = 0.75sec	REG_RST or WDT

## **REG0x0F: SKIP\_CFG Register [reset = 0x40]**

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:6]	F2S_DROP[1:0]	01	R/W	Setting Bits of Threshold for Quitting Fixed $f_{SW}$ Mode and Entering Skip Mode (In forward mode, device enters skip mode when $V_{V1X}$ exceeds $V_{V2X}/2 - \Delta V_{F2S\_FWD}$ threshold, where $\Delta V_{F2S\_FWD} = F2S\_DROP[1:0] \times 10mV + 40mV - F2S\_FWD\_OFFSET \times 30mV)$ 00 = 10mV 01 = 20mV (default) 10 = 30mV 11 = 40mV	REG_RST or WDT
D[5:4]	S2F_DROP[1:0]	00	R/W	Setting Bits of Threshold for Quitting Skip Mode and Entering Fixed $f_{SW}$ Mode (In forward mode, device enters fixed $f_{SW}$ mode when $V_{V1X}$ falls below the $V_{V2X}/2 - \Delta V_{S2F\_FWD}$ threshold, where $\Delta V_{S2F\_FWD} = \Delta V_{F2S\_FWD} + S2F\_DROP[1:0] \times 5mV + 10mV)$ 00 = 10mV (default) 01 = 15mV 10 = 20mV 11 = 25mV	REG_RST or WDT
D[3:2]	SAG_FWD[1:0]	00	R/W	Setting Bits of Allowed Voltage Sag before Entering Fixed f <sub>SW</sub> Mode (In forward operation skip mode) 00 = 5mV (default) 01 = 10mV 10 = 15mV 11 = 20mV	REG_RST or WDT
D[1:0]	Reserved	00	R/W	Reserved	N/A

## REG0x10: MISC1 Register [reset = 0x00]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7]	LO_V2X_SW_STATUS	0	R	Low V2X Switching ( $V_{V2X} < V2X_{VALID}$ ) Status Bit 0 = Not in low V2X switching (default) 1 = Device is in low V2X switching	N/A
D[6:0]	Reserved	000 0000	R	Reserved	N/A

## **REG0x11: RESERVED [reset = 0x59]**

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:0]	Reserved	0101 1001	R	Reserved	N/A

## **REG0x12: WDT\_TIMEOUT Register [reset = 0x00]**

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:4]	Reserved	0000	R	Reserved	N/A
D[3]	WDT_TIMEOUT_INT	0	RC	Watchdog Timeout Event Flag Bit 0 = No Watchdog Timeout (default) 1 = Watchdog Timeout happens. Generates an interrupt on IRQB pin. Read this bit to reset it to 0 and start the watchdog timer if watchdog timer is enabled.	
D[2:0]	WDT_TIMEOUT[2:0]	000	R/W	Watchdog Timer Setting Bits  000 = Disable watchdog timer (default)  001 = 0.5s  010 = 1s  011 = 2s  100 = 20s  101 = 40s  110 = 80s  111 = 160s  Watchdog timeout event will reset all the registers except WDT_ TIMEOUT[2:0] and status and flag bits to the default values. Any  I <sup>2</sup> C read/write will reset the watchdog timer if not disabled.	REG_RST

## REG0x13: CHIP\_REV Register [reset = 0x00]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:4]	OTP_VER[3:0]	0000	R	OTP Receipt Version	N/A
D[3:0]	CHIP_VER[3:0]	0000	R	IC Version	N/A

## **REG0x14: DEVICE\_ID Register** [reset = 0x09]

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:0]	DEVICE_ID[7:0]	0000 1001	R/W	Device ID 0000 1001 = SGM41603A	N/A

## **REG0x15: Debug Register [reset = 0x00]**

BITS	BIT NAME	RESET	TYPE	DESCRIPTION	RESET BY
D[7:3]	Reserved	00000	R	R Reserved	
D[2]	F2S_FWD_OFFSET	0	R/W	Voltage Offset for Setting $\Delta V_{\text{F2S\_FWD}}$ Threshold 0 = 30mV (default) 1 = 0mV $\Delta V_{\text{F2S\_FWD}}$ = F2S_DROP[1:0] × 10mV + 40mV - F2S_FWD_OFFSET × 30mV	REG_RST or WDT
D[1:0]	Reserved	00	R	Reserved	N/A

## TYPICAL APPLICATION CIRCUITS




Figure 3. Typical Application Circuit 1




Figure 4. Typical Application Circuit 2



#### **DETAILED DESCRIPTION**

New electronic devices require more electric current and this demand is constantly increasing with every new generation of the equipment. Higher current requires larger batteries to keep the portable device running. Larger batteries in turn need higher charging currents to keep the charge time reasonably short. To reduce the charge current losses, it is preferred to have battery cells in series rather than in parallel. but the battery pack voltage will be higher. However, even for some low-voltage applications, it is beneficial to configure the batteries as 2-series (2S) cell and use an efficient 2-to-1 bidirectional voltage converter to interface the battery for powering the LV system. It is much faster to charge a 2S battery compared to a 2-parallel battery (2P) with the same current. To power the system the converter acts as a current-doubler and delivers double current to the system as if the source is 2P. The SGM41603A is an ultra-efficient switched-capacitor (inductor-less) converter with small solution size that perfectly fits such job. It can also function as a voltage doubler to power the high-voltage load when V1X is connected to a 1S power supply.

#### The Switched-Capacitor Converter (SCC)


A switched-capacitor converter uses capacitors as energy storage and transfer element for DC/DC conversion. Compared to converters that use inductors (like Buck converter), the SCC provides higher efficiency, smaller solution size and lower cost. The SGM41603A is a dual channel bidirectional 2:1/1:2 SCC with 10A output current

capability in forward direction and 5A output current capability in reverse direction. In forward direction, half of the input voltage ( $1/2 \times V_{V2X}$ ) is generated on the output (V1X). In the reverse direction, the doubled input voltage ( $2 \times V_{V1X}$ ) is generated on the output (V2X) with 5A capability. The converter operates with a fixed 50% duty cycle and change between forward and reverse modes is automatic. To reduce the output voltage and current ripples, the converter is composed of two channels (90° or 180° selectable).


### **Enable Input (EN)**

The EN pin is an active high enable input for the SGM41603A. When EN is pulled high and after the deglitch time ( $t_{\text{EN\_DEG}}$ ), first the soft discharge is activated for  $t_{\text{SFT\_DISCHG}}$  and then the soft-start is initiated. The SCC full activation occurs only after a successful soft start. If EN is pulled low, the SCC turns off with 8ms (TYP) EN falling deglitch time. The  $t_{\text{EN\_DEG}}$  deglitch time and  $t_{\text{SFT\_DISCHG}}$  soft-discharge-time are  $I^2\text{C}$  programmable. See Figure 5 for enable and soft-start timings in both directions. In this figure:

- t<sub>1</sub> is the EN deglitch time (EN\_DEG[2:0] in REG0x05) and can be set from 0.125ms to 64ms (default 0.125ms).
- $t_2$  is the standby time which is 125 $\mu$ s (minimum time in STANDBY state).
- t<sub>3</sub> is the soft-discharge time (SFT\_DISCHG\_T[1:0] in REG0x06) that can be set from 50ms to 300ms (default 100ms).



a. Forward Direction



b. Reverse Direction

Figure 5. EN, Soft-Start and Power Good Timings (t1: EN Deglitch Time; t2: Standby Time; t3: Soft Discharge Time)


## Enable/Disable by I<sup>2</sup>C


Except enabling the device by EN pin, the host also can enable the device output by setting SCC\_EN bit to 1 in REG0x05 when EN is low. The host can reset SCC\_EN to 0, to disable the output (See Figure 6).

#### Startup and Soft-Start in Forward Direction

During the SGM41603A start up in forward direction, the flying capacitors ( $C_{FLY}$ ) appear in parallel with the output (V1X) capacitor after the PoorSRC qualification timer expires

( $t_{SFT\_DISCHG}$ ). In normal operation, the capacitors are charged to a voltage near the final value ( $V_{V2X}/2$ ) with a soft-start current that is  $I^2C$  adjustable from 145mA to 580mA (setting by FWD\_ISS[1:0] bits in REG0x0C). If within  $t_{SS\_FWD}$  (forward mode soft-start time) and for 10 successive tries, the output does not reached near  $V_{V2X}/2$  voltage, a FSS\_FLT\_INT (forward mode soft-start fault) interrupt will be generated and the device returns back to the STANDBY state. But if the soft start is successful, normal operation will begin. The  $t_{SS\_FWD}$  soft-start time can be set by  $I^2C$ .





b. Reverse Direction

Figure 6. Enable Timing Waveform with I<sup>2</sup>C Command (t<sub>3</sub>: Soft Discharge Time)

#### Startup and Soft-Start in Reverse Direction

During reverse direction start up, when the PoorSRC qualification timer expires ( $t_{SFT\_DISCHG}$ ) for V1X/V2X, and the following two conditions are met for V1X, then V2X charging will start with the  $l_{SS\ RVS}$  current.

- 1.  $V_{V1X} > (V1X_{SW F} + VX_{SW HYS})$  and
- 2.  $V_{V1X} > (V_{V2X}/2 + 30mV)$

It is noted that when V2X voltage exceeds the V2X<sub>VALID</sub> threshold, V2X\_VALID bit changes from 0 to 1, and an interrupt signal is sent on IRQB pin if unmasked. Finally, if V2X reaches to (2V<sub>V1X</sub> - V2X<sub>OCP2</sub> + 20mV) threshold, PGOOD output high after 0s or 100ms delay setting by PGOOD\_DELAY bit, the converter starts full switching as a 1:2 SCC. If V2X voltage dose not reached V2X<sub>VALID</sub> within t<sub>SS\_RVS</sub> (reverse mode soft-start time), an RVS\_FLT\_INT (reverse mode soft-start fault) interrupt will be generated and the device returns back to the STANDBY state. The t<sub>SFT\_DISCHG</sub>, l<sub>SS\_RVS</sub>, t<sub>SS\_RVS</sub> parameters are l<sup>2</sup>C adjustable.

#### **PGOOD**

PGOOD is a push-pull power good indicator output with 200 $\mu$ A capability. When V1X is close to V2X/2 in forward soft-start, after 0s or 100ms delay setting by PGOOD\_DELAY bit, PGOOD goes to high state (1.8V) and remains high while the converter is operating normally. An external RC filter (1k $\Omega$ , 10nF) should be connected to PGOOD if this pin is used.





Figure 7. PGOOD Filter Example Circuit

#### Skip Mode and Fixed-Frequency Mode

In normal operation, the converter operates with 50% duty cycle and the switching frequency is set by the SCC\_CFG2 register (REG0x07).

In the fixed-frequency mode, the converter generates unregulated outputs ( $V_{V2X}/2$  at the V1X pin in forward mode or  $2 \times V_{V1X}$  at the V2X pin in reverse mode).

By setting the FIX\_FREQ bit in REG0x06 to 0, the device is allowed for automatic entry to skip mode at light load. To keep the device in Fixed-Frequency mode and avoid skip mode, the FIX\_FREQ bit must be set to 1. Figure 8 illustrates the skip mode operation. For example, when the  $V_{V1X}$  output exceeds the  $(V_{V2X}/2 - \Delta V_{F2S\_FWD})$  threshold in forward mode, the device enters skip mode. It will return to Fixed-Frequency mode when  $V_{V1X}$  falls below the  $(V_{V2X}/2 - \Delta V_{S2F\_FWD})$  threshold. Similar behavior occurs in reverse mode. The skip mode saves power at light loads and keeps the high efficiency over the entire load range, and in the same time maintains the  $V_{V1X}$  output near  $V_{V2X}/2$ .






Figure 8. SGM41603A Skip Mode Operation

#### **Out-of-Audio (OOA) Mode**

When the SCC operates in skip mode, the skip frequency can fall in the audio range (20Hz to 20kHz). This can create audible noise in multilayer chip capacitor and the PCB. The

SGM41603A offers an Out-of-Audio (OOA) Mode feature that if enabled, keeps the minimum skip frequency above 30kHz.

Operating details for the OOA mode during Skip interval is illustrated in Figure 9. During Skip mode, the maximum skip interval does not exceed  $t_{OOA}$  when OOA is enabled.




Figure 9. Skip Mode with Out-of-Audio (OOA) Operation at 500kHz

#### **Under-Voltage Lockout (UVLO)**

The SGM41603A will shut down if a UVLO event occurs in which  $V_{V2X}$  falls below  $V2X_{UVLO\_F}$  and  $V_{V1X}$  falls below  $V1X_{UVLO\_F}$  and  $V_{VAC\_UVLO}$  falling threshold. It will not restart until one of the port voltages exceeds its UVLO threshold ( $V_{V2X}$  exceeds the  $V2X_{UVLO\_R}$  threshold or  $V_{V1X}$  exceeds the  $V1X_{UVLO\_R}$  threshold or  $V_{V4C}$  exceeds the  $V_{V4C\_UVLO}$  rising threshold).

#### **Frequency Dithering**

The fixed switching frequency of the switching converter generates high peaks in EMI emission spectrum. By enabling the frequency dithering, this frequency is cyclically varied in a narrow band around the set frequency such that the emitted energy is distributed over a wider frequency range and the emission peaks are reduced. This feature is I<sup>2</sup>C configurable and can be disabled or set to 3%, 6% or 12% of the switching frequency in the whole synthesized switching frequency range (0.25MHz to 1.5MHz).

#### **Over-Current Protections**

The SGM41603A has two levels of over-current protection in forward direction. The V1X output current is monitored for  $I_{V1X\_OCP1}$  over-current protection. For a faster short-circuit protection, the V1X and V2X are also sensed for drops (V1X\_OCP2). The output is disabled if the V1X output current exceeds  $I_{V1X\_OCP1}$  or if  $V_{V1X}$  falls below ( $V_{V2X}/2$  -  $V1X_{OCP2}$ ).  $I_{V1X\_OCP1}$  can be set from 13.2A to 20.9A in 1.1A steps

through  $I^2C$ . V1X<sub>OCP2</sub> can be turned off or adjusted from 100mV to 660mV in 40mV steps.

In reverse direction, not only the V1X input current is monitored for detecting  $I_{V1X\_OCP1}$  over-current, but also the V1X and the V2X are sensed for drops for faster short-circuit protection (V2X $_{OCP2}$ ). The output will disable if V $_{V2X}$  falls below (2V $_{V1X}$  - V2X $_{OCP2}$ ). The V2X $_{OCP2}$  can be set from 300mV to 860mV in 40mV steps.

#### **High Current Alarm (OCP<sub>ALM</sub>)**

When V1X current (in or out) exceeds the OCP<sub>ALM</sub> threshold (80% or 90% of the  $I_{V1X\_OCP1}$ ), the V1X\_OC\_ALM\_INT interrupt bit and V1X\_OC\_ALM status bits are set. The OCP<sub>ALM</sub> can be set to to 80% or 90% (default). The V1X\_OC\_ALM bit resets when the V1X current falls below OCP<sub>ALM\_HYS</sub> of the  $I_{V1X\_OCP1}$ .

#### Over-Temperature Alarms and Fault

The die temperature  $(T_J)$  is monitored for thermal protection. If  $T_J$  exceeds +155°C  $(T_{SHDN})$ , the device enters in the thermal shutdown state and the  $T_SHDN_INT$  interrupt bit is set. If  $T_J$  falls for around 15°C, the thermal shutdown will terminate and SCC can be enabled again.

Two additional alarming comparators that trip at  $+100^{\circ}$ C and  $+120^{\circ}$ C can set the T\_ALM1 and T\_ALM2 interrupts respectively.

## Over-Voltage Lockout Protections for V2X and V1X

The SCC output will disable if an over voltage occurs on V1X or V2X. For  $V_{V2X}$  the  $V2X_{OVP\_R}$  over voltage threshold is adjustable from 8.3V to 11V in REG0x08[7:3] with 10.5V default value. For  $V_{V1X}$  the V1X $_{OVP\_R}$  is adjustable from 4.15V to 5.5V in REG0x09[4:0] with 5.3V default value.

#### **Converting Over-Current Protection**

The CONV\_OCP function monitors the converter switch operating current of power MOSFETs. If the  $Q_{CLx}$  or  $Q_{DLx}$  current reaches switch converting OCP threshold during forward or reverse mode, the CONV\_OCP\_INT bit is set to 1 and an interrupt is generated on IRQB pin, the operation is stopped and the chip returns to standby mode.

#### **Auto Restart Features after Faults**

Two after-fault auto restart feature are included in this device. Since the SGM41603A is usually the system power supply, in most applications it cannot be re-enabled externally after a fault (the auto restart feature is essential). After any fault, the switcher is off and if the active discharge is enabled, it will conduct an active discharge first. After that if all following conditions are valid:

- (1) The fault condition is removed.
- (2) EN is higher than V<sub>IH</sub> or SCC\_EN = 1.
- (3) RESTART\_EN bit is 1.
- (4) At least one of the V1X or V2X voltages is above its

switching start threshold (V1X<sub>SW R</sub> or V2X<sub>SW R</sub> respectively).

Then after a wait time (adjustable by WAIT\_T[1:0] bits), the device initiates a soft start.

Note that if RESTART\_EN is 0, the EN pin must be toggled to enable the output after a fault power down.

#### I<sup>2</sup>C Slave Address Setting

The ADDR pin is used to set the default  $I^2C$  address during the POR procedure. By placing a  $10k\Omega$  or smaller resistor between ADDR and ground before power-up, the slave address is changed to 0x69 in the normal status. If ADDR is kept floating before power up, the slave address is 0x68.

#### I<sup>2</sup>C Interface

The SGM41603A acts as an I<sup>2</sup>C Slave Transmitter/Receiver at the following slave addresses:

Slave Address (7 bit) 1101 000 or 1101 001 Slave Address (Write) 0xD0 1101 0000 or 0xD2 1101 0010 Slave Address (Read) 0xD1 1101 0001 or 0xD3 1101 0011

#### I<sup>2</sup>C System Configuration

A "Transmitter" is a device on the I<sup>2</sup>C bus that generates a "message" on the bus and a "Receiver" is a device that receives that message from the bus. The "Master" is the device that controls the messaging, and a "Slave" is any device that is controlled by the "Master".




Figure 10. Configurations of the I<sup>2</sup>C Devices

#### **Start and Stop Conditions**

When the bus is free (idle), both SDA and SCL remain high. A START (S) condition is sent by master at the beginning of a transaction with a high-to-low transition on the SDA line while the SCL is high and all slaves will detect that. Similarly, one (or more) STOP (P) condition is sent by master with a low-to-high transition of the SDA line while the SCL is high to terminate the transaction and release the bus (See Figure 11). It is recommended to initiate the bus by sending a STOP condition after power-up. The master may not release the bus after a complete transaction with the slave and send a repeated START (Sr) to initiate a new data exchange with the slave.





Figure 11. Placing the Start and Stop Conditions in the  $\mbox{I}^2\mbox{C}$  Bus

#### **Bit Transfer**

With each clock pulse one data bit can be transferred as shown in Figure 12. The data on SDA line must remain stable (setup and hold times must be met) during the high time of the clock (SDA transitions during CLK high time are interpreted as a control signal).



#### Figure 12. I<sup>2</sup>C Bit Transfer

#### I<sup>2</sup>C Data Format and Acknowledge

The data is transmitted one byte at a time. After detecting the START condition, the transmitter will send one byte (8-bit) of data, bit by bit starting from the Most Significant Bit (MSB). With each SCL pulse a new bit is placed on the SDA line. After sending the 8<sup>th</sup> bit, the transmitter releases the SDA line during the 9<sup>th</sup> SCL pulse in order to receive an acknowledge bit from the receiver. Therefore, a total of 9 bits is exchanged for each byte. The number of bytes in one transaction is not limited. After sending the ACK bit, if the receiver is busy and cannot transfer another byte of data, it can hold the SCL line low and keep the sender in wait state (clock stretching). When it is ready for another byte of data, it releases the clock line and the data transfer can continue with clocks generated by the master.

The 9<sup>th</sup> bit is the receiver response (slave or master) to show that the byte is received. Sending a low during the 9<sup>th</sup> clock cycle is interpreted as ACK. If the receiver responds a high or does not respond at all, the sender will receive a high for the 9<sup>th</sup> bit that is considered as Not ACK (= NCK). An NCK means that the receiver is not expecting more data. Therefore, the response of the receiver to the last byte in a transaction is an NCK. It can also show that there is a problem in the communication link (rare). After the 9<sup>th</sup> bit, a STOP or a Repeated START (Sr) should be sent by master. A master receiver must signal an end of data (NCK) to the transmitter on the last byte that has been clocked out of the slave. In this case, the transmitter must leave SDA high to enable the master to generate a STOP condition.




Figure 13. I<sup>2</sup>C Data Transfer and Acknowledge Bit

#### **Master Transmits Protocol (Write Mode)**

Figure 14 shows how the master writes to  $(R/\overline{W}=0)$  a slave register at a specific REGISTER ADDRESS, or group of register in the successive addresses.

# Master Reads from Slave after Setting Register Address (Write Register Address and Read Data)

Figure 15 shows how master should read a specific register (it must first write the required register address).




Figure 14. I<sup>2</sup>C Write Protocol Master Transmits

#### **DETAILED DESCRIPTION (continued)** SCL B0 $\overline{\mathsf{W}}$ , В7 В6 B5 В3 B2 . В1 SDA ACK by Device Byte#1 I2C Slave Address Byte Byte#2 Register Address Byte ACK by Device 9 SCI (Continued) SDA D6 D1 D4 (Continued) START by Byte#3 I<sup>2</sup>C Slave Address Byte ACK by ACK by Byte#4 Data Byte 1 from Device Master Device 9 SCL (Continued) D6 D5 D4 D3 D2 D1 D6 D5 D4 D3 D2 D1 D0 (Continued) ACK by Master NCK by Master STOP by Byte#N Data Byte n from Device Byte#5 Data Byte 2 from Device

Figure 15. I<sup>2</sup>C Read Protocol (Master Reads after Setting Register Address)

## **Block Read: Master Reads Register Data** without Setting Register Address (Read Mode)

The format given in Figure 16 can be used to read registers continuously starting from the first register address.

#### I<sup>2</sup>C Timeout

In  $I^2C$  communication, some issues happen sometimes: 1)  $I^2C$  device pulls SDA forever to ground due to ground noise or

supply power noise. 2) SCL clock disappears sometimes because of host interrupt or power down. For SGM41603A,  $I^2C$  circuit monitors the SCL and SDA line all the time once  $I^2C$  interface is alive. When the low level is kept over than 25ms for SCL or SDA,  $I^2C$  circuit will return to the idle state and release the SCL & SDA line unconditionally.




Figure 16. I<sup>2</sup>C Master Block Read Starting from the First Register

#### APPLICATION INFORMATION

#### Input Capacitor Selection (C<sub>V2X</sub> or C<sub>V1X</sub>)

Two factors should be considered when choosing the input capacitor. One is that it must be chosen to support the maximum expected input surge voltage with adequate design margin. The other is that it is required to reduce peak currents drawn from the input source and reduce input noise.

The selection of  $C_{V2X}$  and  $C_{V1X}$  is determined by the effective series resistance (ESR) that is required to minimize voltage ripple and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the operation is stable. For most applications, ceramic capacitor which has total capacitance greater than  $20\mu F$  with X5R or better grade can obtain stable performance.

A good design should consider the DC bias effect on a ceramic capacitor: as the applied voltage approaches the rated value, the capacitance value decreases. The X5R and X7R type capacitors should be the primary choices due to their stability versus both DC bias and temperature. For all ceramic capacitors, the DC bias effect is even more pronounced on smaller case sizes, so a good design will use the largest affordable case size. Also, it is advisable to select input capacitors with plenty of design margin in the voltage rating to accommodate the worst-case transient input voltage.

### Flying Capacitor Selection (C<sub>FLY</sub>)

To select the capacitance of the flying capacitors, current rating and ESR are critical parameters. Moreover, these capacitors are biased to V1X voltage and their voltage rating should be high enough to avoid capacitance drop due to DC bias. The  $C_{FLY}$  is selected in a trade-off between efficiency and power density. Smaller  $C_{FLY}$  capacitance increases the output voltage/current ripples and reduces efficiency. A large  $C_{FLY}$  reduces the output ripples and improves efficiency. The  $C_{FLY}$  per channel can be calculated based on the equation below:

$$C_{FLY} = \frac{I_{V1X}}{4f_{SW}V_{CFLY\ RPP}}$$

To start, set the voltage ripple to 2% of the output voltage:

$$C_{FLY} = \frac{I_{V1X}}{8\% f_{SW} V_{V1X}}$$
 (1)

where

I<sub>V1X</sub> is the V1X input/output current.

f<sub>SW</sub> is the switching frequency.

 $V_{\text{CFLY\_RPP}}$  is the peak-to-peak voltage ripple over  $C_{\text{FLY}}.$ 

The switching frequency can be set using the FREQ[2:0] bits in REG0x07 (default value is 500kHz). A lower switching frequency improves efficiency at light load but will also increase voltage/current ripples.

#### Output Capacitor Design (C<sub>V2X</sub> or C<sub>V1X</sub>)

The  $C_{V2X}$  or  $C_{V1X}$  output capacitor selection is similar to the  $C_{FLY}$  capacitor selection. More output capacitors result in smaller output voltage ripple. Because of the lower RMS current, the output capacitor value can be much less than the  $C_{FLY}$  capacitor, and can be calculated based on the equation below:

$$C_{V1X} = \frac{I_{V1X} t_{DEAD}}{0.5 V_{V1X RPP}}$$
 (2)

$$C_{V2X} = \frac{I_{V2X}t_{DEAD}}{0.5V_{V2X RPP}}$$
 (3)

where

 $t_{\text{DEAD}}$  is the dead time between 2 phases ( $C_{\text{FLY}}$  charging phase:  $Q_{\text{CHx}}$  and  $Q_{\text{CLx}}$  turn on;  $C_{\text{FLY}}$  discharging phase:  $Q_{\text{DHx}}$  and  $Q_{\text{DLx}}$  turn on);

 $V_{V1X\_RPP}$  is the peak-to-peak output voltage ripple which can be set as 2% of  $V_{V1X}$ ;

 $V_{V2X\_RPP}$  is the peak-to-peak output voltage ripple which can be set as 2% of  $V_{V2X}$ .

Considered the bias voltage derating for the capacitors, as the  $C_{OUT}$  may be biased to the battery voltage, and this will affect their effective capacitance, two typical  $10\mu F$  ceramic capacitors with X5R or better grade can be placed as close to the V2X or V1X pins as possible to obtain stable performance.

# External Bootstrap Capacitors Selection $(C_{BSTxP} \text{ and } C_{BSTxN})$

This bootstrap capacitors,  $C_{BSTxP}$  and  $C_{BSTxN}$ , provide the gate driver voltage for internal charging phase switching FETs  $Q_{CHx}$  and  $Q_{CLx}$ . A 47nF low ESR ceramic capacitor is recommended to be connected between the BSTxP pin and the CFxP pin, and between the BSTxN pin and the CFxN pin.

## **APPLICATION INFORMATION (continued)**

### **PCB Layout Guidelines**

For a stable and high-performance design the following guidelines are considered in the design of the PCB layout:

- 1. Avoid connectors as much as possible to minimize losses and hot spots.
- 2. Use short and wide traces for high current paths like V1X and V2X.
- 3. V1X and V2X pins must be bypassed to GND by ceramic capacitors placed as close as possible to these pins.
- CFLY capacitors must be placed as close as possible to the device pins with minimal copper connection areas to reduce switching noise and EMI.
- Use symmetrical power traces across the two channels as much as possible. For example, place the CF1P and

- CF1N symmetrically, and route V1X trace symmetrically on both channels.
- 6. Vias are inevitable for connection of the inner pins (under the device), especially for BST1P/N, BST2P/N, and HVDD. Use wide and short traces in the connecting layer to connect these pins and minimize the path length to the corresponding capacitors.
- 7. Use solid (filled) thermal vias for better heat dissipation.
- 8. Refer or decouple quiet signals to the AGND pin and power signals to the PGND pins (nearest pins).
- 9. Avoid interrupting or breaking the power planes by signal traces as much as possible.

The recommended layout is illustrated in Figure 17.




Figure 17. PCB Layout Reference

# I<sup>2</sup>C Controlled 10A Bidirectional Switched-Capacitor Converter

## **SGM41603A**


## **REVISION HISTORY**


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DECEMBER 2025 – REV.A to REV.A.1	Page
Deleted Pin Description section	5
Added Electrical Characteristics section	7
Changed Figure 3	23
Changes from Original to REV.A (MAY 2025)	Page
Changed from product preview to production data	All




# PACKAGE OUTLINE DIMENSIONS WLCSP-2.85×2.59-42B-A





**TOP VIEW** 

RECOMMENDED LAND PATTERN (Unit: mm)




Symbol	Dimensions In Millimeters							
Symbol	MIN	NOM	MAX					
Α	-	-	0.678					
A1	0.186	-	0.226					
D	2.818	-	2.878					
E	2.558	-	2.618					
d	0.230	-	0.290					
е	0.400 BSC							
ccc	0.050							


NOTE: This drawing is subject to change without notice.

## TAPE AND REEL INFORMATION

#### **REEL DIMENSIONS**



## **TAPE DIMENSIONS**




DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF TAPE AND REEL**

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
WLCSP-2.85×2.59-42B-A	13"	12.4	2.70	3.00	0.80	4.0	8.0	2.0	12.0	Q2

## **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

#### **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13"	386	280	370	5	200002